• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1; RUN: false
2; XRUN: llc -mtriple=i386-pc-linux-gnu < %s
3; PR4668
4; XFAIL: *
5; FIXME: If the coalescer happens to coalesce %level.1 with the copy to EAX
6; (for ret) then this will fail to compile. The fundamental problem is
7; once the coalescer fixes a virtual register to physical register we can't
8; evict it. This started passing again due to the changes for PR8969
9; so I've disabled it with a bigger stick.
10
11define i32 @x(i32 %qscale) nounwind {
12entry:
13	%temp_block = alloca [64 x i16], align 16		; <[64 x i16]*> [#uses=0]
14	%tmp = call i32 asm sideeffect "xor %edx, %edx", "={dx},~{dirflag},~{fpsr},~{flags}"() nounwind		; <i32> [#uses=1]
15	br i1 undef, label %if.end78, label %if.then28
16
17if.then28:		; preds = %entry
18	br label %if.end78
19
20if.end78:		; preds = %if.then28, %entry
21	%level.1 = phi i32 [ %tmp, %if.then28 ], [ 0, %entry ]		; <i32> [#uses=1]
22	%add.ptr1 = getelementptr [64 x i16]* null, i32 0, i32 %qscale		; <i16*> [#uses=1]
23	%add.ptr2 = getelementptr [64 x i16]* null, i32 1, i32 %qscale		; <i16*> [#uses=1]
24	%add.ptr3 = getelementptr [64 x i16]* null, i32 2, i32 %qscale		; <i16*> [#uses=1]
25	%add.ptr4 = getelementptr [64 x i16]* null, i32 3, i32 %qscale		; <i16*> [#uses=1]
26	%add.ptr5 = getelementptr [64 x i16]* null, i32 4, i32 %qscale		; <i16*> [#uses=1]
27	%add.ptr6 = getelementptr [64 x i16]* null, i32 5, i32 %qscale		; <i16*> [#uses=1]
28	%tmp1 = call i32 asm sideeffect "nop", "={ax},r,r,r,r,r,0,~{dirflag},~{fpsr},~{flags}"(i16* %add.ptr6, i16* %add.ptr5, i16* %add.ptr4, i16* %add.ptr3, i16* %add.ptr2, i16* %add.ptr1) nounwind		; <i32> [#uses=0]
29	ret i32 %level.1
30}
31