Home
last modified time | relevance | path

Searched refs:DMA0_NEXT_DESC_PTR (Results 1 – 18 of 18) sorted by relevance

/arch/blackfin/mach-bf533/
Ddma.c35 (struct dma_register *) DMA0_NEXT_DESC_PTR,
/arch/blackfin/mach-bf537/
Ddma.c35 (struct dma_register *) DMA0_NEXT_DESC_PTR,
/arch/blackfin/mach-bf518/
Ddma.c35 (struct dma_register *) DMA0_NEXT_DESC_PTR,
/arch/blackfin/mach-bf527/
Ddma.c35 (struct dma_register *) DMA0_NEXT_DESC_PTR,
/arch/blackfin/mach-bf538/
Ddma.c35 (struct dma_register *) DMA0_NEXT_DESC_PTR,
/arch/blackfin/mach-bf548/
Ddma.c36 (struct dma_register *) DMA0_NEXT_DESC_PTR,
/arch/blackfin/mach-bf533/include/mach/
DdefBF532.h232 #define DMA0_NEXT_DESC_PTR 0xFFC00C00 /* DMA Channel 0 Next Descriptor Pointer Register */ macro
DcdefBF532.h140 #define bfin_read_DMA0_NEXT_DESC_PTR() bfin_read32(DMA0_NEXT_DESC_PTR)
141 #define bfin_write_DMA0_NEXT_DESC_PTR(val) bfin_write32(DMA0_NEXT_DESC_PTR,val)
/arch/blackfin/mach-bf518/include/mach/
DdefBF51x_base.h250 #define DMA0_NEXT_DESC_PTR 0xFFC00C00 /* DMA Channel 0 Next Descriptor Pointer Register */ macro
DcdefBF51x_base.h435 #define bfin_read_DMA0_NEXT_DESC_PTR() bfin_read32(DMA0_NEXT_DESC_PTR)
436 #define bfin_write_DMA0_NEXT_DESC_PTR(val) bfin_write32(DMA0_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf527/include/mach/
DdefBF52x_base.h250 #define DMA0_NEXT_DESC_PTR 0xFFC00C00 /* DMA Channel 0 Next Descriptor Pointer Register */ macro
DcdefBF52x_base.h435 #define bfin_read_DMA0_NEXT_DESC_PTR() bfin_read32(DMA0_NEXT_DESC_PTR)
436 #define bfin_write_DMA0_NEXT_DESC_PTR(val) bfin_write32(DMA0_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf537/include/mach/
DdefBF534.h228 #define DMA0_NEXT_DESC_PTR 0xFFC00C00 /* DMA Channel 0 Next Descriptor Pointer Register … macro
DcdefBF534.h397 #define bfin_read_DMA0_NEXT_DESC_PTR() bfin_read32(DMA0_NEXT_DESC_PTR)
398 #define bfin_write_DMA0_NEXT_DESC_PTR(val) bfin_write32(DMA0_NEXT_DESC_PTR,val)
/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h230 #define DMA0_NEXT_DESC_PTR 0xffc00c00 /* DMA Channel 0 Next Descriptor Pointer Reg… macro
DcdefBF54x_base.h335 #define bfin_read_DMA0_NEXT_DESC_PTR() bfin_read32(DMA0_NEXT_DESC_PTR)
336 #define bfin_write_DMA0_NEXT_DESC_PTR(val) bfin_write32(DMA0_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf538/include/mach/
DdefBF539.h247 #define DMA0_NEXT_DESC_PTR 0xFFC00C00 /* DMA Channel 0 Next Descriptor Pointer Register */ macro
DcdefBF538.h518 #define bfin_read_DMA0_NEXT_DESC_PTR() bfin_readPTR(DMA0_NEXT_DESC_PTR)
519 #define bfin_write_DMA0_NEXT_DESC_PTR(val) bfin_writePTR(DMA0_NEXT_DESC_PTR, val)