Home
last modified time | relevance | path

Searched refs:DMA5_NEXT_DESC_PTR (Results 1 – 18 of 18) sorted by relevance

/arch/blackfin/mach-bf533/
Ddma.c40 (struct dma_register *) DMA5_NEXT_DESC_PTR,
/arch/blackfin/mach-bf537/
Ddma.c40 (struct dma_register *) DMA5_NEXT_DESC_PTR,
/arch/blackfin/mach-bf518/
Ddma.c40 (struct dma_register *) DMA5_NEXT_DESC_PTR,
/arch/blackfin/mach-bf527/
Ddma.c40 (struct dma_register *) DMA5_NEXT_DESC_PTR,
/arch/blackfin/mach-bf538/
Ddma.c40 (struct dma_register *) DMA5_NEXT_DESC_PTR,
/arch/blackfin/mach-bf548/
Ddma.c41 (struct dma_register *) DMA5_NEXT_DESC_PTR,
/arch/blackfin/mach-bf533/include/mach/
DdefBF532.h302 #define DMA5_NEXT_DESC_PTR 0xFFC00D40 /* DMA Channel 5 Next Descriptor Pointer Register */ macro
DcdefBF532.h275 #define bfin_read_DMA5_NEXT_DESC_PTR() bfin_read32(DMA5_NEXT_DESC_PTR)
276 #define bfin_write_DMA5_NEXT_DESC_PTR(val) bfin_write32(DMA5_NEXT_DESC_PTR,val)
/arch/blackfin/mach-bf518/include/mach/
DdefBF51x_base.h320 #define DMA5_NEXT_DESC_PTR 0xFFC00D40 /* DMA Channel 5 Next Descriptor Pointer Register */ macro
DcdefBF51x_base.h570 #define bfin_read_DMA5_NEXT_DESC_PTR() bfin_read32(DMA5_NEXT_DESC_PTR)
571 #define bfin_write_DMA5_NEXT_DESC_PTR(val) bfin_write32(DMA5_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf527/include/mach/
DdefBF52x_base.h320 #define DMA5_NEXT_DESC_PTR 0xFFC00D40 /* DMA Channel 5 Next Descriptor Pointer Register */ macro
DcdefBF52x_base.h570 #define bfin_read_DMA5_NEXT_DESC_PTR() bfin_read32(DMA5_NEXT_DESC_PTR)
571 #define bfin_write_DMA5_NEXT_DESC_PTR(val) bfin_write32(DMA5_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf537/include/mach/
DdefBF534.h298 #define DMA5_NEXT_DESC_PTR 0xFFC00D40 /* DMA Channel 5 Next Descriptor Pointer Register … macro
DcdefBF534.h532 #define bfin_read_DMA5_NEXT_DESC_PTR() bfin_read32(DMA5_NEXT_DESC_PTR)
533 #define bfin_write_DMA5_NEXT_DESC_PTR(val) bfin_write32(DMA5_NEXT_DESC_PTR,val)
/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h310 #define DMA5_NEXT_DESC_PTR 0xffc00d40 /* DMA Channel 5 Next Descriptor Pointer Reg… macro
DcdefBF54x_base.h480 #define bfin_read_DMA5_NEXT_DESC_PTR() bfin_read32(DMA5_NEXT_DESC_PTR)
481 #define bfin_write_DMA5_NEXT_DESC_PTR(val) bfin_write32(DMA5_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf538/include/mach/
DdefBF539.h317 #define DMA5_NEXT_DESC_PTR 0xFFC00D40 /* DMA Channel 5 Next Descriptor Pointer Register */ macro
DcdefBF538.h648 #define bfin_read_DMA5_NEXT_DESC_PTR() bfin_readPTR(DMA5_NEXT_DESC_PTR)
649 #define bfin_write_DMA5_NEXT_DESC_PTR(val) bfin_writePTR(DMA5_NEXT_DESC_PTR, val)