Searched refs:mfdcri (Results 1 – 2 of 2) sorted by relevance
| /arch/powerpc/sysdev/ |
| D | ppc4xx_pci.c | 664 if (!(mfdcri(SDR0, PESDR0_PLLLCT1) & 0x01000000)) { in ppc440spe_pciex_check_reset()
677 valPE0 = mfdcri(SDR0, PESDR0_440SPE_RCSSET); in ppc440spe_pciex_check_reset()
678 valPE1 = mfdcri(SDR0, PESDR1_440SPE_RCSSET); in ppc440spe_pciex_check_reset()
679 valPE2 = mfdcri(SDR0, PESDR2_440SPE_RCSSET); in ppc440spe_pciex_check_reset()
744 if (!(mfdcri(SDR0, PESDR0_PLLLCT2) & 0x10000)) { in ppc440spe_pciex_core_init()
747 mfdcri(SDR0, PESDR0_PLLLCT2)); in ppc440spe_pciex_core_init()
756 if (!(mfdcri(SDR0, PESDR0_PLLLCT3) & 0x10000000)) { in ppc440spe_pciex_core_init()
922 mfdcri(SDR0, port->sdr_base + PESDRn_RCSSET) | in ppc460ex_pciex_init_port_hw()
929 while (!(mfdcri(SDR0, PESDR0_460EX_RSTSTA) & 0x1)) in ppc460ex_pciex_init_port_hw()
933 while (!(mfdcri(SDR0, PESDR1_460EX_RSTSTA) & 0x1)) in ppc460ex_pciex_init_port_hw()
[all …]
|
| /arch/powerpc/include/asm/ |
| D | dcr-native.h | 141 #define mfdcri(base, reg) __mfdcri(DCRN_ ## base ## _CONFIG_ADDR, \ macro
|