Home
last modified time | relevance | path

Searched refs:r3 (Results 1 – 25 of 363) sorted by relevance

12345678910>>...15

/arch/powerpc/kernel/
Dmisc.S33 1: mflr r3
34 PPC_LL r4,(2f-1b)(r3)
35 subf r3,r4,r3
51 add r3,r3,r5
62 neg r3,r3
67 PPC_STL r0,0(r3)
68 PPC_STL r1,SZL(r3)
69 PPC_STL r2,2*SZL(r3)
71 PPC_STL r0,3*SZL(r3)
72 PPC_STL r13,4*SZL(r3)
[all …]
Dppc_save_regs.S26 PPC_STL r0,0*SZL(r3)
27 PPC_STL r2,2*SZL(r3)
28 PPC_STL r3,3*SZL(r3)
29 PPC_STL r4,4*SZL(r3)
30 PPC_STL r5,5*SZL(r3)
31 PPC_STL r6,6*SZL(r3)
32 PPC_STL r7,7*SZL(r3)
33 PPC_STL r8,8*SZL(r3)
34 PPC_STL r9,9*SZL(r3)
35 PPC_STL r10,10*SZL(r3)
[all …]
Dl2cr_6xx.S102 li r3,-1
137 rlwinm r5,r3,0,0,0 /* r5 contains the new enable bit */
138 rlwinm r3,r3,0,11,9 /* Turn off the invalidate bit */
139 rlwinm r3,r3,0,1,31 /* Turn off the enable bit */
208 mtspr SPRN_L2CR,r3
219 oris r3,r3,0x0020
221 mtspr SPRN_L2CR,r3
228 10: mfspr r3,SPRN_L2CR
229 andis. r4,r3,0x0020
235 3: mfspr r3,SPRN_L2CR
[all …]
Dcpu_setup_ppc970.S30 mfspr r3,SPRN_HID4
31 rldimi r3,r0,40,23 /* clear bit 23 (rm_ci) */
32 rldimi r3,r0,2,61 /* clear bit 61 (lg_pg_en) */
34 mtspr SPRN_HID4,r3
37 mfspr r3,SPRN_HID5
38 rldimi r3,r0,6,56 /* clear bits 56 & 57 (DCBZ*) */
40 mtspr SPRN_HID5,r3
46 li r3,0x1200 /* enable i-fetch cacheability */
47 sldi r3,r3,44 /* and prefetch */
48 or r0,r0,r3
[all …]
Dmisc_32.S40 stwu r1,THREAD_SIZE-STACK_FRAME_OVERHEAD(r3)
41 mr r1,r3
66 cmpwi cr1,r3,0
75 mr r10,r3
76 mullw r9,r3,r5
77 mulhwu r3,r3,r5
83 addze r3,r3
85 addze r3,r3
98 subf r3,r5,r3
123 add r0,r0,r3
[all …]
Dhead_32.S131 cmpw 0,r3,r31
137 1: mr r31,r3 /* save parameters */
184 mr r26,r3
185 addis r4,r3,KERNELBASE@h /* current address of _start */
212 li r3,1 /* MTX only has 1 cpu */
216 stw r3,__secondary_hold_acknowledge@l(0)
220 cmpw 0,r4,r3
223 mr r24,r3 /* cpu # */
301 addi r3,r1,STACK_FRAME_OVERHEAD; \
364 addi r3,r1,STACK_FRAME_OVERHEAD
[all …]
/arch/arm/mach-at91/
Dpm_slowclock.S59 ldr r3, [r1, #(AT91_PMC_SR - AT91_PMC)]
60 tst r3, #AT91_PMC_MCKRDY
73 ldr r3, [r1, #(AT91_PMC_SR - AT91_PMC)]
74 tst r3, #AT91_PMC_MOSCS
87 ldr r3, [r1, #(AT91_PMC_SR - AT91_PMC)]
88 tst r3, #AT91_PMC_LOCKA
101 ldr r3, [r1, #(AT91_PMC_SR - AT91_PMC)]
102 tst r3, #AT91_PMC_LOCKB
128 mov r3, #1
129 str r3, [r2, #AT91_SDRAMC_SRR]
[all …]
/arch/powerpc/platforms/83xx/
Dsuspend-asm.S51 stw r3, immrbase@l(r4)
62 lis r3, mpc83xx_sleep_save_area@h
63 ori r3, r3, mpc83xx_sleep_save_area@l
69 stw r5, SS_MEMSAVE+0(r3)
70 stw r6, SS_MEMSAVE+4(r3)
76 stw r5, SS_HID+0(r3)
77 stw r6, SS_HID+4(r3)
78 stw r7, SS_HID+8(r3)
87 stw r4, SS_IABR+0(r3)
88 stw r5, SS_IABR+4(r3)
[all …]
/arch/arm/lib/
Duaccess.S33 ldrb r3, [r1], #1
34 USER( strbt r3, [r0], #1) @ May fault
35 ldrgeb r3, [r1], #1
36 USER( strgebt r3, [r0], #1) @ May fault
37 ldrgtb r3, [r1], #1
38 USER( strgtbt r3, [r0], #1) @ May fault
60 ldr r3, [r1], #4
61 USER( strt r3, [r0], #4) @ May fault
75 .Lc2u_0cpy8lp: ldmia r1!, {r3 - r6}
76 stmia r0!, {r3 - r6} @ Shouldnt fault
[all …]
Dio-readsb.S17 ldrb r3, [r0]
18 strb r3, [r1], #1
19 ldrgeb r3, [r0]
20 strgeb r3, [r1], #1
21 ldrgtb r3, [r0]
22 strgtb r3, [r1], #1
37 .Linsb_16_lp: ldrb r3, [r0]
40 mov r3, r3, put_byte_0
42 orr r3, r3, r4, put_byte_1
44 orr r3, r3, r5, put_byte_2
[all …]
Dfindbit.S28 1: ldrb r3, [r0, r2, lsr #3]
29 eors r3, r3, #0xff @ invert bits
47 ldrb r3, [r0, r2, lsr #3]
48 eor r3, r3, #0xff @ now looking for a 1 bit
49 movs r3, r3, lsr ip @ shift off unused bits
64 1: ldrb r3, [r0, r2, lsr #3]
65 movs r3, r3
83 ldrb r3, [r0, r2, lsr #3]
84 movs r3, r3, lsr ip @ shift off unused bits
97 1: eor r3, r2, #0x18 @ big endian byte ordering
[all …]
Dio-readsl.S22 1: ldr r3, [r0, #0]
27 stmia r1!, {r3, r4, ip, lr}
31 ldrcs r3, [r0, #0]
33 stmcsia r1!, {r3, ip}
34 ldrne r3, [r0, #0]
35 strne r3, [r1, #0]
38 3: ldr r3, [r0]
40 mov ip, r3, get_byte_0
43 mov ip, r3, get_byte_1
46 mov ip, r3, get_byte_2
[all …]
Dio-readsw-armv3.S25 ldr r3, [r0]
26 strb r3, [r1], #1
27 mov r3, r3, lsr #8
28 strb r3, [r1], #1
46 .Linsw_8_lp: ldr r3, [r0]
47 and r3, r3, ip
49 orr r3, r3, r4, lsl #16
66 stmia r1!, {r3 - r6}
77 ldr r3, [r0]
78 and r3, r3, ip
[all …]
/arch/s390/kernel/
Dcompat_wrapper.S18 llgtr %r3,%r3 # char *
25 llgtr %r3,%r3 # const char *
32 lgfr %r3,%r3 # int
44 lgfr %r3,%r3 # int
50 llgtr %r3,%r3 # const char *
71 lgfr %r3,%r3 # int
78 llgfr %r3,%r3 # mode_t
84 llgfr %r3,%r3 # __kernel_old_uid_emu31_t
91 lgfr %r3,%r3 # off_t
100 llgtr %r3,%r3 # char *
[all …]
/arch/powerpc/lib/
Dcopypage_64.S31 dcbz r9,r3
35 addi r3,r3,-8
45 1: std r5,8(r3)
47 std r6,16(r3)
49 std r7,24(r3)
51 std r8,32(r3)
53 std r9,40(r3)
55 std r10,48(r3)
57 std r11,56(r3)
59 std r12,64(r3)
[all …]
Dchecksum_64.S28 lwz r0,0(r3)
29 lwzu r5,4(r3)
34 1: lwzu r4,4(r3)
41 rlwinm r3,r0,16,0,31 /* fold two halves together */
42 add r3,r0,r3
43 not r3,r3
44 srwi r3,r3,16
56 addc r0,r3,r4 /* add 4 32-bit words together */
62 rlwinm r3,r0,16,0,31 /* fold two halves together */
63 add r3,r0,r3
[all …]
Dstring.S20 addi r5,r3,-1
34 addi r6,r3,-1
49 addi r5,r3,-1
62 addi r5,r3,-1
64 1: lbzu r3,1(r5)
65 cmpwi 1,r3,0
67 subf. r3,r0,r3
76 addi r5,r3,-1
78 1: lbzu r3,1(r5)
79 cmpwi 1,r3,0
[all …]
Dmemcpy_64.S14 std r3,48(r1) /* save destination pointer for return value */
17 neg r6,r3 # LS 3 bits = # bytes to 8-byte dest bdry
33 addi r3,r3,-16
44 addi r3,r3,8
49 std r8,8(r3)
51 stdu r9,16(r3)
53 3: std r8,8(r3)
55 addi r3,r3,16
60 stw r9,0(r3)
61 addi r3,r3,4
[all …]
Dchecksum_32.S27 lwz r0,0(r3)
28 lwzu r5,4(r3)
33 1: lwzu r4,4(r3)
37 rlwinm r3,r0,16,0,31 /* fold two halves together */
38 add r3,r0,r3
39 not r3,r3
40 srwi r3,r3,16
49 addc r0,r3,r4 /* add 4 32-bit words together */
53 rlwinm r3,r0,16,0,31 /* fold two halves together */
54 add r3,r0,r3
[all …]
/arch/m32r/mm/
Dmmu.S33 st r3, @-sp
35 seth r3, #high(MMU_REG_BASE)
36 ld r1, @(MESTS_offset, r3) ; r1: status (MESTS reg.)
37 ld r0, @(MDEVP_offset, r3) ; r0: PFN + ASID (MDEVP reg.)
38 st r1, @(MESTS_offset, r3) ; clear status (MESTS reg.)
45 ;; r1 - r3: free
50 ;; r3: free
74 ;; r1 - r3: free
79 ;; r3: free
80 ldi r3, #-4096
[all …]
/arch/m32r/lib/
Dmemset.S30 and3 r3, r4, #3
31 beqz r3, word_set
32 addi r3, #-4
33 neg r3, r3 /* r3 = -(r3 - 4) */
36 addi r2, #-1 || addi r3, #-1
37 bnez r3, align_word
42 sll3 r3, r1, #8
43 or r1, r3 || addi r4, #-4
44 sll3 r3, r1, #16
45 or r1, r3 || addi r2, #-4
[all …]
Dashxdi3.S11 ; r3 scratch
23 cmpz r2 || ldi r3, #32
24 jc r14 || cmpu r2, r3
33 mv r3, r0 || srl r1, r2
35 sll r3, r2
36 or r1, r3 || jmp r14
43 cmpz r2 || ldi r3, #32
44 jc r14 || cmpu r2, r3
52 mv r3, r1 || sll r0, r2
54 srl r3, r2
[all …]
/arch/powerpc/mm/
Dtlb_nohash_low.S50 tlbsx. r3, 0, r3
58 tlbwe r3, r3, TLB_TAG
89 tlbsx. r3, 0, r3
98 tlbwe r3, r3, PPC44x_TLB_PAGEID
104 li r3,0
111 1: tlbwe r3,r3,PPC44x_TLB_PAGEID
112 addi r3,r3,1
113 cmpw 0,r3,r5
134 li r3,(MMUCSR0_TLBFI)@l
135 mtspr SPRN_MMUCSR0, r3
[all …]
/arch/ia64/kvm/
Dtrampoline.S18 add r3 = CTX(B1),r32; \
23 st8 [r3]=r17,16; \
29 st8 [r3]=r17,16; \
35 st8 [r3]=r17; \
43 add r3 = CTX(B1),r33; \
46 ld8 r17=[r3],16; \
52 ld8 r17=[r3],16; \
58 ld8 r17=[r3]; \
72 add r3=CTX(R5),r32; \
77 st8.spill [r3]=r5,16; \
[all …]
/arch/arm/kernel/
Dhead.S194 mrc p15, 0, r3, c0, c0, 0 @ read id reg
195 mov r3, r3
196 mov r3, r3
221 mov r3, #0
223 1: str r3, [r0], #4
224 str r3, [r0], #4
225 str r3, [r0], #4
226 str r3, [r0], #4
239 orr r3, r7, r6, lsl #20 @ flags + kernel base
240 str r3, [r4, r6, lsl #2] @ identity mapping
[all …]

12345678910>>...15