Home
last modified time | relevance | path

Searched refs:spu_chnlcnt_RW (Results 1 – 6 of 6) sorted by relevance

/arch/powerpc/platforms/cell/spufs/
Dbacking_ops.c54 ch0_cnt = ctx->csa.spu_chnlcnt_RW[0]; in gen_spu_event()
59 ctx->csa.spu_chnlcnt_RW[0] = 1; in gen_spu_event()
77 ctx->csa.spu_chnlcnt_RW[28] = 1; in spu_backing_mbox_read()
141 ctx->csa.spu_chnlcnt_RW[30] = 1; in spu_backing_ibox_read()
159 int slot = ctx->csa.spu_chnlcnt_RW[29]; in spu_backing_wbox_write()
168 ctx->csa.spu_chnlcnt_RW[29] = ++slot; in spu_backing_wbox_write()
196 ctx->csa.spu_chnlcnt_RW[3] = 1; in spu_backing_signal1_write()
213 ctx->csa.spu_chnlcnt_RW[4] = 1; in spu_backing_signal2_write()
Dswitch.c648 csa->spu_chnlcnt_RW[idx] = in_be64(&priv2->spu_chnlcnt_RW); in save_ch_part1()
650 out_be64(&priv2->spu_chnlcnt_RW, 0UL); in save_ch_part1()
665 csa->spu_chnlcnt_RW[29] = in_be64(&priv2->spu_chnlcnt_RW); in save_spu_mb()
669 out_be64(&priv2->spu_chnlcnt_RW, 0UL); in save_spu_mb()
682 csa->spu_chnlcnt_RW[21] = in_be64(&priv2->spu_chnlcnt_RW); in save_mfc_cmd()
701 out_be64(&priv2->spu_chnlcnt_RW, ch_counts[i]); in reset_ch()
1099 out_be64(&priv2->spu_chnlcnt_RW, 0UL); in reset_ch_part1()
1119 out_be64(&priv2->spu_chnlcnt_RW, ch_counts[i]); in reset_ch_part2()
1543 ch0_cnt = csa->spu_chnlcnt_RW[0]; in set_llr_event()
1549 csa->spu_chnlcnt_RW[0] = 1; in set_llr_event()
[all …]
Dfile.c1075 if (ctx->csa.spu_chnlcnt_RW[3]) { in __spufs_signal1_read()
1210 if (ctx->csa.spu_chnlcnt_RW[4]) { in __spufs_signal2_read()
1975 stat = state->spu_chnlcnt_RW[0]; in spufs_event_status_get()
/arch/powerpc/include/asm/
Dspu_csa.h212 u64 spu_chnlcnt_RW; member
253 u64 spu_chnlcnt_RW[32]; member
Dspu.h474 u64 spu_chnlcnt_RW; /* 0x4068 */ member
/arch/powerpc/platforms/cell/
Dspu_base.c518 out_be64(&priv2->spu_chnlcnt_RW, count_list[i].count); in spu_init_channels()