/arch/x86/include/asm/ |
D | div64.h | 42 u32 upper; in div_u64_rem() local 44 upper = d.v32[1]; in div_u64_rem() 46 if (upper >= divisor) { in div_u64_rem() 47 d.v32[1] = upper / divisor; in div_u64_rem() 48 upper %= divisor; in div_u64_rem() 51 "rm" (divisor), "0" (d.v32[0]), "1" (upper)); in div_u64_rem()
|
/arch/x86/kernel/ |
D | probe_roms_32.c | 98 unsigned long start, length, upper; in probe_roms() local 103 upper = adapter_rom_resources[0].start; in probe_roms() 104 for (start = video_rom_resource.start; start < upper; start += 2048) { in probe_roms() 126 if (start < upper) in probe_roms() 127 start = upper; in probe_roms() 131 upper = system_rom_resource.start; in probe_roms() 139 upper = extension_rom_resource.start; in probe_roms() 144 for (i = 0; i < ARRAY_SIZE(adapter_rom_resources) && start < upper; start += 2048) { in probe_roms() 156 if (!length || start + length > upper || !romchecksum(rom, length)) in probe_roms()
|
/arch/arm/mach-ixp4xx/include/mach/ |
D | entry-macro.S | 25 beq 1001f @ upper IRQ? 38 ldr \irqstat, [\irqstat] @ get upper interrupts
|
/arch/m68k/fpsp040/ |
D | binstr.S | 23 | to force the first byte formed to have a 0 in the upper 4 bits. 40 | upper word of d0. If it is the ls digit, write the word 51 | d2: upper 32-bits of fraction for mul by 8 53 | d4: upper 32-bits of fraction for mul by 2 106 addxl %d4,%d2 |add with extend upper 32 bits 109 swap %d6 |with d6 = 0; put 0 in upper word 117 aslw #4,%d7 |first digit in upper 4 bits d7b 131 lslw #4,%d7 |move it to upper 4 bits
|
D | x_store.S | 137 swap %d0 |d0 now in upper word 155 bfextu %d1{#1:#20},%d1 |get upper 20 bits of ms 160 lsll %d0,%d1 |put lower 11 bits in upper bits
|
D | sgetem.S | 112 bnes upper |then branch 124 upper: label
|
D | x_unfl.S | 146 | ;upper word for round 190 | information respectively on upper/lower register halves.
|
D | x_operr.S | 218 movel ETEMP_HI(%a6),%d0 |output will be from upper 32 bits 282 | Check the exponent for $c000 and the upper 32 bits of the
|
D | fpsp.h | 162 .set stag_mask,0xE0 | upper 3 bits are source tag type 183 .set dtag_mask,0xE0 | upper 3 bits are dest type tag
|
D | sint.S | 135 | ;in upper word.
|
/arch/h8300/include/asm/ |
D | uaccess.h | 20 #define RANGE_CHECK_OK(addr, size, lower, upper) \ in __access_ok() argument 21 (((addr) >= (lower)) && (((addr) + (size)) < (upper))) in __access_ok()
|
/arch/sparc/lib/ |
D | umul.S | 109 add %o4, %o0, %o4 ! %o4 += %o0 (add y to upper half) 114 addcc %o4, %g0, %o1 ! put upper half in place and set Z for %o1==0 121 addcc %o4, %o2, %o1 ! add compensation and put upper half in place
|
D | mul.S | 73 ! %o0 was indeed negative; fix upper 32 bits of result by subtracting 88 ! and put upper half in place
|
/arch/powerpc/include/asm/ |
D | time.h | 138 static inline void set_tb(unsigned int upper, unsigned int lower) in set_tb() argument 141 mtspr(SPRN_TBWU, upper); in set_tb()
|
/arch/arm/lib/ |
D | div64.S | 54 @ See if we need to handle upper 32-bit result. 59 @ Align divisor with upper part of dividend. 84 @ The division loop for needed upper bit positions.
|
/arch/arm/mach-ep93xx/include/mach/ |
D | entry-macro.S | 32 ldr \irqstat, [\base] @ upper 32 interrupts
|
/arch/mips/dec/ |
D | int-handler.S | 169 # upper part of IOASIC Address 186 # upper part of IOASIC Address
|
/arch/ia64/include/asm/sn/ |
D | pic.h | 151 u64 upper; /* 0x0003{00,,,F0} */ member
|
D | tiocp.h | 99 u64 upper; /* 0x0003{00,,,F0} */ member
|
/arch/s390/lib/ |
D | qrnnd.S | 4 # r3 : upper half of 64 bit word n
|
/arch/alpha/lib/ |
D | ev6-csum_ipv6_magic.S | 146 zapnot $4,3,$0 # U : clear upper garbage bits
|
D | ev6-memchr.S | 62 extql $1, $16, $7 # U : $7 is upper bits
|
/arch/powerpc/platforms/ |
D | Kconfig | 230 The TAU hardware can compare the temperature to an upper and lower 231 bound. The default behavior is to show both the upper and lower 236 halfway between the upper and lower bounds, will be reported in
|
/arch/arm/kernel/ |
D | entry-common.S | 267 cmp scno, #NR_syscalls @ check upper syscall limit 292 cmp scno, #NR_syscalls @ check upper syscall limit
|
/arch/m32r/lib/ |
D | checksum.S | 145 beqz r7, 1f ; swap the upper byte for the lower
|