Home
last modified time | relevance | path

Searched refs:eq_table (Results 1 – 8 of 8) sorted by relevance

/drivers/net/mlx4/
Deq.c263 writel(priv->eq_table.clr_mask, priv->eq_table.clr_int); in mlx4_interrupt()
266 work |= mlx4_eq_int(dev, &priv->eq_table.eq[i]); in mlx4_interrupt()
321 if (!priv->eq_table.uar_map[index]) { in mlx4_get_eq_uar()
322 priv->eq_table.uar_map[index] = in mlx4_get_eq_uar()
326 if (!priv->eq_table.uar_map[index]) { in mlx4_get_eq_uar()
333 return priv->eq_table.uar_map[index] + 0x800 + 8 * (eq->eqn % 4); in mlx4_get_eq_uar()
382 eq->eqn = mlx4_bitmap_alloc(&priv->eq_table.bitmap); in mlx4_create_eq()
428 mlx4_bitmap_free(&priv->eq_table.bitmap, eq->eqn); in mlx4_create_eq()
482 mlx4_bitmap_free(&priv->eq_table.bitmap, eq->eqn); in mlx4_free_eq()
488 struct mlx4_eq_table *eq_table = &mlx4_priv(dev)->eq_table; in mlx4_free_irqs() local
[all …]
Dmain.c419 err = mlx4_init_icm_table(dev, &priv->eq_table.cmpt_table, in mlx4_init_cmpt_table()
625 mlx4_cleanup_icm_table(dev, &priv->eq_table.cmpt_table); in mlx4_init_icm()
652 mlx4_cleanup_icm_table(dev, &priv->eq_table.cmpt_table); in mlx4_free_icms()
731 priv->eq_table.inta_pin = adapter.inta_pin; in mlx4_init_hca()
811 priv->eq_table.eq[dev->caps.num_comp_vectors].irq); in mlx4_setup_hca()
816 priv->eq_table.eq[dev->caps.num_comp_vectors].irq); in mlx4_setup_hca()
941 priv->eq_table.eq[i].irq = entries[i].vector; in mlx4_enable_msi_x()
953 priv->eq_table.eq[i].irq = dev->pdev->irq; in mlx4_enable_msi_x()
Dcq.c235 cq_context->comp_eqn = priv->eq_table.eq[vector].eqn; in mlx4_cq_alloc()
284 synchronize_irq(priv->eq_table.eq[cq->vector].irq); in mlx4_cq_free()
Dmlx4.h296 struct mlx4_eq_table eq_table; member
/drivers/infiniband/hw/mthca/
Dmthca_eq.c396 if (dev->eq_table.clr_mask) in mthca_tavor_interrupt()
397 writel(dev->eq_table.clr_mask, dev->eq_table.clr_int); in mthca_tavor_interrupt()
407 if (ecr & dev->eq_table.eq[i].eqn_mask) { in mthca_tavor_interrupt()
408 if (mthca_eq_int(dev, &dev->eq_table.eq[i])) in mthca_tavor_interrupt()
409 tavor_set_eq_ci(dev, &dev->eq_table.eq[i], in mthca_tavor_interrupt()
410 dev->eq_table.eq[i].cons_index); in mthca_tavor_interrupt()
411 tavor_eq_req_not(dev, dev->eq_table.eq[i].eqn); in mthca_tavor_interrupt()
436 if (dev->eq_table.clr_mask) in mthca_arbel_interrupt()
437 writel(dev->eq_table.clr_mask, dev->eq_table.clr_int); in mthca_arbel_interrupt()
440 if (mthca_eq_int(dev, &dev->eq_table.eq[i])) { in mthca_arbel_interrupt()
[all …]
Dmthca_main.c754 mdev->eq_table.inta_pin = adapter.inta_pin; in mthca_init_hca()
835 dev->eq_table.eq[MTHCA_EQ_CMD].msi_x_vector); in mthca_setup_hca()
941 mdev->eq_table.eq[MTHCA_EQ_COMP ].msi_x_vector = entries[0].vector; in mthca_enable_msi_x()
942 mdev->eq_table.eq[MTHCA_EQ_ASYNC].msi_x_vector = entries[1].vector; in mthca_enable_msi_x()
943 mdev->eq_table.eq[MTHCA_EQ_CMD ].msi_x_vector = entries[2].vector; in mthca_enable_msi_x()
Dmthca_cq.c838 cq_context->error_eqn = cpu_to_be32(dev->eq_table.eq[MTHCA_EQ_ASYNC].eqn); in mthca_init_cq()
839 cq_context->comp_eqn = cpu_to_be32(dev->eq_table.eq[MTHCA_EQ_COMP].eqn); in mthca_init_cq()
949 synchronize_irq(dev->eq_table.eq[MTHCA_EQ_COMP].msi_x_vector); in mthca_free_cq()
Dmthca_dev.h341 struct mthca_eq_table eq_table; member