Home
last modified time | relevance | path

Searched defs:pll (Results 1 – 25 of 27) sorted by relevance

12

/arch/c6x/platforms/
Dplldata.c172 struct pll_data *pll = &c6x_soc_pll1; in c6455_setup_clocks() local
210 struct pll_data *pll = &c6x_soc_pll1; in c6457_setup_clocks() local
260 struct pll_data *pll = &c6x_soc_pll1; in c6472_setup_clocks() local
309 struct pll_data *pll = &c6x_soc_pll1; in c6474_setup_clocks() local
358 struct pll_data *pll = &c6x_soc_pll1; in c6678_setup_clocks() local
423 struct pll_data *pll = &c6x_soc_pll1; in c64x_setup_clocks() local
Dpll.c204 static u32 pll_read(struct pll_data *pll, int reg) in pll_read()
212 struct pll_data *pll; in clk_sysclk_recalc() local
273 struct pll_data *pll = clk->pll_data; in clk_pllclk_recalc() local
/arch/arm/mach-imx/
Dclk-pllv3.c50 struct clk_pllv3 *pll = to_clk_pllv3(hw); in clk_pllv3_prepare() local
72 struct clk_pllv3 *pll = to_clk_pllv3(hw); in clk_pllv3_unprepare() local
86 struct clk_pllv3 *pll = to_clk_pllv3(hw); in clk_pllv3_enable() local
98 struct clk_pllv3 *pll = to_clk_pllv3(hw); in clk_pllv3_disable() local
109 struct clk_pllv3 *pll = to_clk_pllv3(hw); in clk_pllv3_recalc_rate() local
127 struct clk_pllv3 *pll = to_clk_pllv3(hw); in clk_pllv3_set_rate() local
158 struct clk_pllv3 *pll = to_clk_pllv3(hw); in clk_pllv3_sys_recalc_rate() local
184 struct clk_pllv3 *pll = to_clk_pllv3(hw); in clk_pllv3_sys_set_rate() local
214 struct clk_pllv3 *pll = to_clk_pllv3(hw); in clk_pllv3_av_recalc_rate() local
249 struct clk_pllv3 *pll = to_clk_pllv3(hw); in clk_pllv3_av_set_rate() local
[all …]
Dclk-pllv1.c31 struct clk_pllv1 *pll = to_clk_pllv1(hw); in clk_pllv1_recalc_rate() local
88 struct clk_pllv1 *pll; in imx_clk_pllv1() local
Dclk-pllv2.c116 struct clk_pllv2 *pll = to_clk_pllv2(hw); in clk_pllv2_recalc_rate() local
160 struct clk_pllv2 *pll = to_clk_pllv2(hw); in clk_pllv2_set_rate() local
195 struct clk_pllv2 *pll = to_clk_pllv2(hw); in clk_pllv2_prepare() local
223 struct clk_pllv2 *pll = to_clk_pllv2(hw); in clk_pllv2_unprepare() local
243 struct clk_pllv2 *pll; in imx_clk_pllv2() local
/arch/mips/ath79/
Dclock.c43 u32 pll; in ar71xx_clocks_init() local
69 u32 pll; in ar724x_clocks_init() local
96 u32 pll; in ar913x_clocks_init() local
193 u32 pll, out_div, ref_div, nint, nfrac, frac, clk_ctrl, postdiv; in ar934x_clocks_init() local
300 u32 pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv; in qca955x_clocks_init() local
/arch/m68k/include/asm/
Drtc.h63 static inline int get_rtc_pll(struct rtc_pll_info *pll) in get_rtc_pll()
70 static inline int set_rtc_pll(struct rtc_pll_info *pll) in set_rtc_pll()
/arch/powerpc/include/asm/
Drtc.h68 static inline int get_rtc_pll(struct rtc_pll_info *pll) in get_rtc_pll()
72 static inline int set_rtc_pll(struct rtc_pll_info *pll) in set_rtc_pll()
/arch/arm/mach-davinci/
Dclock.c286 struct pll_data *pll; in clk_sysclk_recalc() local
324 struct pll_data *pll; in davinci_set_sysclk_rate() local
412 struct pll_data *pll = clk->pll_data; in clk_pllclk_recalc() local
479 int davinci_set_pllrate(struct pll_data *pll, unsigned int prediv, in davinci_set_pllrate()
603 struct pll_data *pll = clk->pll_data; in davinci_clk_init() local
Dtnetv107x.c116 #define define_pll_clk(cname, pll, divmask, base) \ argument
135 #define define_pll_div_clk(pll, cname, div) \ argument
649 int pll; in clk_sspll_recalc() local
Dda850.c1125 struct pll_data *pll = clk->pll_data; in da850_set_pll0rate() local
/arch/parisc/include/asm/
Drtc.h121 static inline int get_rtc_pll(struct rtc_pll_info *pll) in get_rtc_pll()
125 static inline int set_rtc_pll(struct rtc_pll_info *pll) in set_rtc_pll()
/arch/m68k/q40/
Dconfig.c302 static int q40_get_rtc_pll(struct rtc_pll_info *pll) in q40_get_rtc_pll()
318 static int q40_set_rtc_pll(struct rtc_pll_info *pll) in q40_set_rtc_pll()
/arch/avr32/boards/atstk1000/
Datstk1004.c89 struct clk *pll; in atstk1004_setup_extdac() local
Datstk1003.c84 struct clk *pll; in atstk1003_setup_extdac() local
Datstk1002.c217 struct clk *pll; in atstk1002_setup_extdac() local
/arch/arm/mach-s3c24xx/
Dcpufreq.c84 unsigned long pll = cfg->pll.frequency; in s3c_cpufreq_calc() local
160 struct cpufreq_frequency_table *pll) in s3c_cpufreq_settarget()
284 struct cpufreq_frequency_table *pll; in s3c_cpufreq_target() local
Dcommon-s3c2443.c576 unsigned long pll; in s3c2443_common_setup_clocks() local
/arch/cris/include/arch-v32/mach-fs/mach/hwregs/
Dconfig_defs.h92 unsigned int pll : 1; member
100 unsigned int pll : 1; member
/arch/cris/include/arch-v32/arch/hwregs/
Dconfig_defs.h92 unsigned int pll : 1; member
100 unsigned int pll : 1; member
/arch/arm/mach-at91/
Dclock.c594 static u32 __init at91_pll_rate(struct clk *pll, u32 freq, u32 reg) in at91_pll_rate()
613 static u32 __init at91_usb_rate(struct clk *pll, u32 freq, u32 reg) in at91_usb_rate()
/arch/mips/ar7/
Dclock.c62 u32 pll; member
178 u32 pll = readl(&clock->pll); in tnetd7300_get_clock() local
/arch/arm/mach-clps711x/
Dcommon.c287 int osc, ext, pll, cpu, bus, timl, timh, uart, spi; in clps711x_timer_init() local
/arch/arm/plat-samsung/include/plat/
Dcpu-freq-core.h122 struct cpufreq_frequency_table pll; member
/arch/cris/include/arch-v32/mach-a3/mach/hwregs/
Dclkgen_defs.h95 unsigned int pll : 1; member

12