| /arch/arm/mach-omap2/ |
| D | clkt2xxx_dpllcore.c | 117 u32 cur_rate, low, mult, div, valid_rate, done_rate; in omap2_reprogram_dpllcore() local
123 mult = omap2_cm_read_mod_reg(PLL_MOD, CM_CLKSEL2); in omap2_reprogram_dpllcore()
124 mult &= OMAP24XX_CORE_CLK_SRC_MASK; in omap2_reprogram_dpllcore()
126 if ((rate == (cur_rate / 2)) && (mult == 2)) { in omap2_reprogram_dpllcore()
128 } else if ((rate == (cur_rate * 2)) && (mult == 1)) { in omap2_reprogram_dpllcore()
135 if (mult == 1) in omap2_reprogram_dpllcore()
152 mult = ((rate / 2) / 1000000); in omap2_reprogram_dpllcore()
156 mult = (rate / 1000000); in omap2_reprogram_dpllcore()
160 tmpset.cm_clksel1_pll |= (mult << __ffs(dd->div1_mask)); in omap2_reprogram_dpllcore()
|
| /arch/arm/kernel/ |
| D | sched_clock.c | 24 u32 mult; member
37 .mult = NSEC_PER_SEC / HZ,
49 static inline u64 notrace cyc_to_ns(u64 cyc, u32 mult, u32 shift) in cyc_to_ns() argument
51 return (cyc * mult) >> shift; in cyc_to_ns()
76 return epoch_ns + cyc_to_ns((cyc - epoch_cyc) & mask, cd.mult, cd.shift); in cyc_to_sched_clock()
91 cd.mult, cd.shift); in update_sched_clock()
127 clocks_calc_mult_shift(&cd.mult, &cd.shift, rate, NSEC_PER_SEC, 0); in setup_sched_clock()
140 wrap = cyc_to_ns((1ULL << bits) - 1, cd.mult, cd.shift); in setup_sched_clock()
145 res = cyc_to_ns(1ULL, cd.mult, cd.shift); in setup_sched_clock()
|
| /arch/mn10300/include/asm/ |
| D | div64.h | 79 unsigned __muldiv64u(unsigned val, unsigned mult, unsigned div) in __muldiv64u() argument
87 : "0"(val), "ir"(mult), "r"(div) in __muldiv64u()
100 signed __muldiv64s(signed val, signed mult, signed div) in __muldiv64s() argument
108 : "0"(val), "ir"(mult), "r"(div) in __muldiv64s()
|
| /arch/arm/mach-shmobile/ |
| D | timer.c | 26 unsigned int mult, unsigned int div) in shmobile_setup_delay() argument
36 unsigned int value = (1000000 * mult) / (HZ * div); in shmobile_setup_delay()
|
| D | clock-sh7372.c | 97 unsigned long mult = 1; in pllc01_recalc() local
100 mult = (((__raw_readl(clk->enable_reg) >> 24) & 0x3f) + 1) * 2; in pllc01_recalc()
102 return clk->parent->rate * mult; in pllc01_recalc()
158 unsigned long mult = 1; in pllc2_recalc() local
167 mult = (((__raw_readl(PLLC2CR) >> 24) & 0x3f) + 1) * 2; in pllc2_recalc()
169 return clk->parent->rate * mult; in pllc2_recalc()
|
| /arch/x86/math-emu/ |
| D | poly.h | 34 asmlinkage void mul32_Xsig(Xsig *, const unsigned long mult);
35 asmlinkage void mul64_Xsig(Xsig *, const unsigned long long *mult);
36 asmlinkage void mul_Xsig_Xsig(Xsig *dest, const Xsig *mult);
|
| /arch/mips/cavium-octeon/ |
| D | csrc-octeon.c | 103 u64 mult = clocksource_mips.mult; in sched_clock() local
117 : [cnt] "r" (cnt), [mult] "r" (mult), [shift] "r" (shift) in sched_clock()
|
| /arch/sh/kernel/cpu/sh4a/ |
| D | clock-sh7722.c | 57 unsigned long mult; in dll_recalc() local
60 mult = __raw_readl(DLLFRQ); in dll_recalc()
62 mult = 0; in dll_recalc()
64 return clk->parent->rate * mult; in dll_recalc()
79 unsigned long mult = 1; in pll_recalc() local
83 mult = (((__raw_readl(FRQCR) >> 24) & 0x1f) + 1); in pll_recalc()
87 return (clk->parent->rate * mult) / div; in pll_recalc()
|
| D | clock-sh7366.c | 54 unsigned long mult; in dll_recalc() local
57 mult = __raw_readl(DLLFRQ); in dll_recalc()
59 mult = 0; in dll_recalc()
61 return clk->parent->rate * mult; in dll_recalc()
76 unsigned long mult = 1; in pll_recalc() local
80 mult = (((__raw_readl(FRQCR) >> 24) & 0x1f) + 1); in pll_recalc()
84 return (clk->parent->rate * mult) / div; in pll_recalc()
|
| D | clock-sh7723.c | 58 unsigned long mult; in dll_recalc() local
61 mult = __raw_readl(DLLFRQ); in dll_recalc()
63 mult = 0; in dll_recalc()
65 return clk->parent->rate * mult; in dll_recalc()
80 unsigned long mult = 1; in pll_recalc() local
84 mult = (((__raw_readl(FRQCR) >> 24) & 0x1f) + 1); in pll_recalc()
88 return (clk->parent->rate * mult) / div; in pll_recalc()
|
| D | clock-sh7343.c | 54 unsigned long mult; in dll_recalc() local
57 mult = __raw_readl(DLLFRQ); in dll_recalc()
59 mult = 0; in dll_recalc()
61 return clk->parent->rate * mult; in dll_recalc()
76 unsigned long mult = 1; in pll_recalc() local
79 mult = (((__raw_readl(FRQCR) >> 24) & 0x1f) + 1); in pll_recalc()
81 return clk->parent->rate * mult; in pll_recalc()
|
| D | clock-sh7724.c | 61 unsigned long mult = 0; in fll_recalc() local
65 mult = __raw_readl(FLLFRQ) & 0x3ff; in fll_recalc()
70 return (clk->parent->rate * mult) / div; in fll_recalc()
85 unsigned long mult = 1; in pll_recalc() local
88 mult = (((__raw_readl(FRQCRA) >> 24) & 0x3f) + 1) * 2; in pll_recalc()
90 return clk->parent->rate * mult; in pll_recalc()
|
| /arch/arm/mach-davinci/ |
| D | clock.c | 410 u32 ctrl, mult = 1, prediv = 1, postdiv = 1; in clk_pllclk_recalc() local
420 mult = __raw_readl(pll->base + PLLM); in clk_pllclk_recalc()
422 mult = 2 * (mult & PLLM_PLLM_MASK); in clk_pllclk_recalc()
424 mult = (mult & PLLM_PLLM_MASK) + 1; in clk_pllclk_recalc()
450 rate *= mult; in clk_pllclk_recalc()
460 if (mult > 1) in clk_pllclk_recalc()
461 pr_debug("* %d ", mult); in clk_pllclk_recalc()
480 unsigned int mult, unsigned int postdiv) in davinci_set_pllrate() argument
502 if (mult) in davinci_set_pllrate()
503 mult = mult - 1; in davinci_set_pllrate()
[all …]
|
| D | da850.c | 945 unsigned int mult; member
954 .mult = 19,
963 .mult = 17,
972 .mult = 31,
981 .mult = 25,
990 .mult = 25,
999 .mult = 20,
1123 unsigned int prediv, mult, postdiv; in da850_set_pll0rate() local
1130 mult = opp->mult; in da850_set_pll0rate()
1133 ret = davinci_set_pllrate(pll, prediv, mult, postdiv); in da850_set_pll0rate()
|
| /arch/c6x/platforms/ |
| D | pll.c | 271 u32 ctrl, mult = 0, prediv = 0, postdiv = 0; in clk_pllclk_recalc() local
288 mult = pll_read(pll, PLLM); in clk_pllclk_recalc()
289 mult = (mult & PLLM_PLLM_MASK) + 1; in clk_pllclk_recalc()
309 if (mult) in clk_pllclk_recalc()
310 rate *= mult; in clk_pllclk_recalc()
317 prediv, mult, postdiv, rate / 1000000); in clk_pllclk_recalc()
|
| /arch/blackfin/kernel/ |
| D | time-ts.c | 49 bfin_cs_cycles.mult, bfin_cs_cycles.shift); in bfin_cs_cycles_sched_clock()
99 bfin_cs_gptimer0.mult, bfin_cs_gptimer0.shift); in bfin_cs_gptimer0_sched_clock()
228 evt->mult = div_sc(clock_tick, NSEC_PER_SEC, evt->shift); in bfin_gptmr0_clockevent_init()
341 evt->mult = div_sc(clock_tick, NSEC_PER_SEC, evt->shift); in bfin_coretmr_clockevent_init()
|
| /arch/x86/include/asm/ |
| D | vgtod.h | 14 u32 mult; member
|
| /arch/arm/mach-shmobile/include/mach/ |
| D | common.h | 7 unsigned int mult, unsigned int div);
|
| /arch/microblaze/kernel/ |
| D | timer.c | 172 clockevent_microblaze_timer.mult = in microblaze_clockevent_init()
206 microblaze_cc.mult = div_sc(timer_clock_freq, NSEC_PER_SEC, in init_microblaze_timecounter()
311 return clocksource_cyc2ns(cyc, cs->mult, cs->shift); in sched_clock()
|
| /arch/sh/kernel/ |
| D | localtimer.c | 56 clk->mult = 1; in local_timer_setup()
|
| /arch/arm/mach-imx/ |
| D | clk.h | 94 const char *parent, unsigned int mult, unsigned int div) in imx_clk_fixed_factor() argument
97 CLK_SET_RATE_PARENT, mult, div); in imx_clk_fixed_factor()
|
| /arch/sparc/kernel/ |
| D | time_32.c | 139 ce->mult = div_sc(sparc_config.clock_rate, NSEC_PER_SEC, in setup_timer_ce()
189 timer_cs.mult = clocksource_hz2mult(sparc_config.clock_rate, in setup_timer_cs()
241 ce->mult = div_sc(sparc_config.clock_rate, NSEC_PER_SEC, in register_percpu_ce()
|
| /arch/arm/mach-s3c24xx/ |
| D | mach-bast.c | 498 .mult = 3300,
504 .mult = 3300,
510 .mult = 3300,
516 .mult = 3300,
|
| /arch/score/kernel/ |
| D | time.c | 91 score_clockevent.mult = div_sc(SYSTEM_CLOCK, NSEC_PER_SEC, in time_init()
|
| /arch/um/kernel/ |
| D | time.c | 90 itimer_clockevent.mult = div_sc(HZ, NSEC_PER_SEC, 32); in setup_itimer()
|