Home
last modified time | relevance | path

Searched refs:reg_val (Results 1 – 6 of 6) sorted by relevance

/arch/arm/mach-iop13xx/
Dpci.c559 u32 reg_val; in iop13xx_atue_setup() local
605 reg_val = __raw_readl(IOP13XX_ATUE_OIOBAR); in iop13xx_atue_setup()
606 reg_val &= ~0x7; in iop13xx_atue_setup()
607 reg_val |= func; in iop13xx_atue_setup()
608 __raw_writel(reg_val, IOP13XX_ATUE_OIOBAR); in iop13xx_atue_setup()
612 reg_val = __raw_readl(IOP13XX_ATUE_OUMBAR0); in iop13xx_atue_setup()
613 reg_val &= ~(IOP13XX_ATU_OUMBAR_FUNC_NUM_MASK << in iop13xx_atue_setup()
615 reg_val |= func << IOP13XX_ATU_OUMBAR_FUNC_NUM; in iop13xx_atue_setup()
616 __raw_writel(reg_val, IOP13XX_ATUE_OUMBAR0); in iop13xx_atue_setup()
618 reg_val = __raw_readl(IOP13XX_ATUE_OUMBAR1); in iop13xx_atue_setup()
[all …]
/arch/mips/pci/
Dfixup-malta.c55 unsigned char reg_val; in malta_piix_func0_fixup() local
66 pci_read_config_byte(pdev, 0x60+i, &reg_val); in malta_piix_func0_fixup()
67 if (reg_val & 0x80) in malta_piix_func0_fixup()
70 pci_irq[PCIA+i] = piixirqmap[reg_val & 15]; in malta_piix_func0_fixup()
79 pci_read_config_byte(pdev, 0x69, &reg_val); in malta_piix_func0_fixup()
80 pci_write_config_byte(pdev, 0x69, reg_val | 0xf0); in malta_piix_func0_fixup()
89 unsigned char reg_val; in malta_piix_func1_fixup() local
96 pci_read_config_byte(pdev, 0x41, &reg_val); in malta_piix_func1_fixup()
97 pci_write_config_byte(pdev, 0x41, reg_val|0x80); in malta_piix_func1_fixup()
98 pci_read_config_byte(pdev, 0x43, &reg_val); in malta_piix_func1_fixup()
[all …]
/arch/arm/mach-msm/
Dboard-trout-gpio.c126 uint8_t reg_val; in trout_gpio_irq_mask() local
132 reg_val = trout_int_mask[bank] |= mask; in trout_gpio_irq_mask()
135 writeb(reg_val, TROUT_CPLD_BASE + reg); in trout_gpio_irq_mask()
142 uint8_t reg_val; in trout_gpio_irq_unmask() local
148 reg_val = trout_int_mask[bank] &= ~mask; in trout_gpio_irq_unmask()
151 writeb(reg_val, TROUT_CPLD_BASE + reg); in trout_gpio_irq_unmask()
/arch/mips/kernel/
Dtraps.c1648 unsigned int reg_val; local
1653 reg_val = read_c0_cacheerr();
1654 printk("c0_cacheerr == %08x\n", reg_val);
1656 if ((reg_val & 0xc0000000) == 0xc0000000)
1660 reg_val & (1<<30) ? "secondary" : "primary",
1661 reg_val & (1<<31) ? "data" : "insn");
1663 reg_val & (1<<29) ? "ED " : "",
1664 reg_val & (1<<28) ? "ET " : "",
1665 reg_val & (1<<27) ? "ES " : "",
1666 reg_val & (1<<26) ? "EE " : "",
[all …]
/arch/powerpc/kernel/
Dfadump.c444 u64 reg_val) in fadump_set_regval() argument
450 regs->gpr[i] = (unsigned long)reg_val; in fadump_set_regval()
452 regs->nip = (unsigned long)reg_val; in fadump_set_regval()
454 regs->msr = (unsigned long)reg_val; in fadump_set_regval()
456 regs->ctr = (unsigned long)reg_val; in fadump_set_regval()
458 regs->link = (unsigned long)reg_val; in fadump_set_regval()
460 regs->xer = (unsigned long)reg_val; in fadump_set_regval()
462 regs->ccr = (unsigned long)reg_val; in fadump_set_regval()
464 regs->dar = (unsigned long)reg_val; in fadump_set_regval()
466 regs->dsisr = (unsigned long)reg_val; in fadump_set_regval()
/arch/sparc/include/asm/
Dhypervisor.h2942 unsigned long *reg_val);
2944 unsigned long reg_val);