Home
last modified time | relevance | path

Searched refs:acr (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/radeon/
Devergreen_hdmi.c42 struct radeon_hdmi_acr acr = r600_hdmi_acr(clock); in evergreen_hdmi_update_ACR() local
47 WREG32(HDMI_ACR_32_0 + offset, HDMI_ACR_CTS_32(acr.cts_32khz)); in evergreen_hdmi_update_ACR()
48 WREG32(HDMI_ACR_32_1 + offset, acr.n_32khz); in evergreen_hdmi_update_ACR()
50 WREG32(HDMI_ACR_44_0 + offset, HDMI_ACR_CTS_44(acr.cts_44_1khz)); in evergreen_hdmi_update_ACR()
51 WREG32(HDMI_ACR_44_1 + offset, acr.n_44_1khz); in evergreen_hdmi_update_ACR()
53 WREG32(HDMI_ACR_48_0 + offset, HDMI_ACR_CTS_48(acr.cts_48khz)); in evergreen_hdmi_update_ACR()
54 WREG32(HDMI_ACR_48_1 + offset, acr.n_48khz); in evergreen_hdmi_update_ACR()
Dr600_hdmi.c109 struct radeon_hdmi_acr acr = r600_hdmi_acr(clock); in r600_hdmi_update_ACR() local
114 WREG32(HDMI0_ACR_32_0 + offset, HDMI0_ACR_CTS_32(acr.cts_32khz)); in r600_hdmi_update_ACR()
115 WREG32(HDMI0_ACR_32_1 + offset, acr.n_32khz); in r600_hdmi_update_ACR()
117 WREG32(HDMI0_ACR_44_0 + offset, HDMI0_ACR_CTS_44(acr.cts_44_1khz)); in r600_hdmi_update_ACR()
118 WREG32(HDMI0_ACR_44_1 + offset, acr.n_44_1khz); in r600_hdmi_update_ACR()
120 WREG32(HDMI0_ACR_48_0 + offset, HDMI0_ACR_CTS_48(acr.cts_48khz)); in r600_hdmi_update_ACR()
121 WREG32(HDMI0_ACR_48_1 + offset, acr.n_48khz); in r600_hdmi_update_ACR()
/drivers/gpu/drm/exynos/
Dexynos_hdmi.c816 static void hdmi_set_acr(u32 freq, u8 *acr) in hdmi_set_acr() argument
855 acr[1] = cts >> 16; in hdmi_set_acr()
856 acr[2] = cts >> 8 & 0xff; in hdmi_set_acr()
857 acr[3] = cts & 0xff; in hdmi_set_acr()
859 acr[4] = n >> 16; in hdmi_set_acr()
860 acr[5] = n >> 8 & 0xff; in hdmi_set_acr()
861 acr[6] = n & 0xff; in hdmi_set_acr()
864 static void hdmi_reg_acr(struct hdmi_context *hdata, u8 *acr) in hdmi_reg_acr() argument
866 hdmi_reg_writeb(hdata, HDMI_ACR_N0, acr[6]); in hdmi_reg_acr()
867 hdmi_reg_writeb(hdata, HDMI_ACR_N1, acr[5]); in hdmi_reg_acr()
[all …]
/drivers/power/
Dds2760_battery.c235 unsigned char acr[2]; in ds2760_battery_set_current_accum() local
241 acr[0] = acr_val >> 8; in ds2760_battery_set_current_accum()
242 acr[1] = acr_val & 0xff; in ds2760_battery_set_current_accum()
244 if (w1_ds2760_write(di->w1_dev, acr, DS2760_CURRENT_ACCUM_MSB, 2) < 2) in ds2760_battery_set_current_accum()
/drivers/tty/serial/
Dsunsu.c89 unsigned char acr; member
179 serial_icr_write(up, UART_ACR, up->acr | UART_ACR_ICRRD);
182 serial_icr_write(up, UART_ACR, up->acr);
275 up->acr |= UART_ACR_TXDIS; in sunsu_stop_tx()
276 serial_icr_write(up, UART_ACR, up->acr); in sunsu_stop_tx()
292 if (up->port.type == PORT_16C950 && up->acr & UART_ACR_TXDIS) { in sunsu_start_tx()
293 up->acr &= ~UART_ACR_TXDIS; in sunsu_start_tx()
294 serial_icr_write(up, UART_ACR, up->acr); in sunsu_start_tx()
618 up->acr = 0; in sunsu_startup()
Dsccnxp.c188 u8 acr; member
227 u8 i, acr = 0, csr = 0, mr0 = 0; in sccnxp_set_baud() local
236 acr = baud_std[i].acr; in sccnxp_set_baud()
251 sccnxp_port_write(port, SCCNXP_ACR_REG, acr | ACR_TIMER_MODE); in sccnxp_set_baud()
Dm32r_sio.c112 unsigned char acr; member
/drivers/ipack/devices/
Dscc2698.h73 u8 d4, acr; /* Auxiliary control register of block */ member
Dipoctal.c319 iowrite8(ACR_BRG_SET2, &block_regs[i].w.acr); in ipoctal_inst_slot()
/drivers/tty/serial/8250/
D8250_core.c511 serial_icr_write(up, UART_ACR, up->acr | UART_ACR_ICRRD); in serial_icr_read()
514 serial_icr_write(up, UART_ACR, up->acr); in serial_icr_read()
746 up->acr = 0; in autoconfig_has_efr()
1289 up->acr |= UART_ACR_TXDIS; in serial8250_stop_tx()
1290 serial_icr_write(up, UART_ACR, up->acr); in serial8250_stop_tx()
1317 if (port->type == PORT_16C950 && up->acr & UART_ACR_TXDIS) { in serial8250_start_tx()
1318 up->acr &= ~UART_ACR_TXDIS; in serial8250_start_tx()
1319 serial_icr_write(up, UART_ACR, up->acr); in serial8250_start_tx()
1967 up->acr = 0; in serial8250_startup()
/drivers/staging/sb105x/
Dsb_pci_mp.h257 unsigned char acr; member
/drivers/video/
Dcg14.c110 u8 acr; /* Aux Control */ member
/drivers/atm/
Diphase.h255 u_short acr; member
Diphase.c1830 vc->acr = cellrate_to_float(iadev->LineRate);
1832 vc->acr = cellrate_to_float(vcc->qos.txtp.pcr);
1834 vcc->qos.txtp.max_pcr,vc->acr);)