Home
last modified time | relevance | path

Searched refs:final (Results 1 – 25 of 30) sorted by relevance

12

/drivers/isdn/hardware/eicon/
Distream.c43 int final,
50 int *final,
74 int final, in diva_istream_write() argument
112 ((!length && final) ? DIVA_DFIFO_LAST : 0); in diva_istream_write()
152 int *final, in diva_istream_read() argument
159 *final = 0; in diva_istream_read()
194 *final = 1; in diva_istream_read()
210 if (*final) { in diva_istream_read()
Ddivasync.h175 int final,
182 int *final,
190 int *final);
Ddi.h105 int final,
112 int *final,
Ddi.c617 int final = 0; in isdn_ind() local
623 &final, NULL, NULL); in isdn_ind()
/drivers/crypto/
Datmel-sha.c343 size_t length, int final) in atmel_sha_xmit_cpu() argument
350 ctx->digcnt[1], ctx->digcnt[0], length, final); in atmel_sha_xmit_cpu()
359 if (final) in atmel_sha_xmit_cpu()
373 size_t length1, dma_addr_t dma_addr2, size_t length2, int final) in atmel_sha_xmit_pdc() argument
379 ctx->digcnt[1], ctx->digcnt[0], length1, final); in atmel_sha_xmit_pdc()
397 if (final) in atmel_sha_xmit_pdc()
417 size_t length1, dma_addr_t dma_addr2, size_t length2, int final) in atmel_sha_xmit_dma() argument
424 ctx->digcnt[1], ctx->digcnt[0], length1, final); in atmel_sha_xmit_dma()
465 if (final) in atmel_sha_xmit_dma()
478 size_t length1, dma_addr_t dma_addr2, size_t length2, int final) in atmel_sha_xmit_start() argument
[all …]
Domap-sham.c196 int final, int dma);
370 int final, int dma) in omap_sham_write_ctrl_omap2() argument
389 if (final) in omap_sham_write_ctrl_omap2()
415 int final, int dma) in omap_sham_write_ctrl_omap4() argument
442 if (final) { in omap_sham_write_ctrl_omap4()
474 size_t length, int final) in omap_sham_xmit_cpu() argument
481 ctx->digcnt, length, final); in omap_sham_xmit_cpu()
483 dd->pdata->write_ctrl(dd, length, final, 0); in omap_sham_xmit_cpu()
492 if (final) in omap_sham_xmit_cpu()
514 size_t length, int final, int is_sg) in omap_sham_xmit_dma() argument
[all …]
Dpadlock-sha.c249 .final = padlock_sha1_final,
273 .final = padlock_sha256_final,
496 .final = padlock_sha1_final_nano,
515 .final = padlock_sha256_final_nano,
Dmv_cesa.c981 .final = mv_hash_final,
1005 .final = mv_hash_final,
Dbfin_crc.c509 .final = bfin_crypto_crc_final,
/drivers/net/wireless/rtlwifi/rtl8188ee/
Dphy.c1456 u8 final, bool btxonly) in fill_iqk() argument
1461 if (final == 0xFF) { in fill_iqk()
1466 x = result[final][0]; in fill_iqk()
1473 y = result[final][1]; in fill_iqk()
1485 reg = result[final][2]; in fill_iqk()
1487 reg = result[final][3] & 0x3F; in fill_iqk()
1489 reg = (result[final][3] >> 6) & 0xF; in fill_iqk()
1590 u8 final[2] = {0xFF, 0xFF}; in sim_comp() local
1608 final[(i / 4)] = c2; in sim_comp()
1610 final[(i / 4)] = c1; in sim_comp()
[all …]
/drivers/misc/
Dpti.c112 int final; in pti_write_to_aperture() local
126 final = len - (dwordcnt << 2); /* final = trailing bytes */ in pti_write_to_aperture()
127 if (final == 0 && dwordcnt != 0) { /* always need a final dword */ in pti_write_to_aperture()
128 final += 4; in pti_write_to_aperture()
141 for (i = 0; i < final; i++) in pti_write_to_aperture()
/drivers/staging/rtl8192u/ieee80211/
Ddigest.c56 static void final(struct crypto_tfm *tfm, u8 *out) in final() function
98 ops->dit_final = final; in crypto_init_digest_ops()
/drivers/isdn/pcbit/
Dedss1.c292 chan->fsm_state = action->final; in pcbit_fsm_event()
294 pcbit_state_change(dev, chan, action->init, event, action->final); in pcbit_fsm_event()
Dedss1.h83 unsigned short final; member
/drivers/crypto/caam/
Dcaamhash.c133 int (*final)(struct ahash_request *req); member
1241 state->final = ahash_final_ctx; in ahash_update_no_ctx()
1428 state->final = ahash_final_ctx; in ahash_update_first()
1437 state->final = ahash_final_no_ctx; in ahash_update_first()
1460 state->final = ahash_final_no_ctx; in ahash_init()
1485 return state->final(req); in ahash_final()
1534 .final = ahash_final,
1555 .final = ahash_final,
1576 .final = ahash_final,
1597 .final = ahash_final,
[all …]
/drivers/crypto/nx/
Dnx-aes-xcbc.c221 .final = nx_xcbc_final,
Dnx-sha256.c232 .final = nx_sha256_final,
Dnx-sha512.c250 .final = nx_sha512_final,
/drivers/scsi/be2iscsi/
Dbe_main.h599 u8 final; member
613 u8 final; /* DWORD 3 */ member
/drivers/crypto/ux500/hash/
Dhash_core.c1541 .final = ahash_final,
1563 .final = ahash_final,
1587 .final = ahash_final,
1611 .final = ahash_final,
/drivers/net/ethernet/tile/
Dtilepro.c1999 bool final = (i == num_frags - 1); in tile_net_tx() local
2006 .send_completion = final, in tile_net_tx()
2007 .end_of_packet = final in tile_net_tx()
/drivers/gpu/drm/i915/
Dintel_display.c4779 u32 val, final; in ironlake_init_pch_refclk() local
4828 final = val; in ironlake_init_pch_refclk()
4829 final &= ~DREF_NONSPREAD_SOURCE_MASK; in ironlake_init_pch_refclk()
4831 final |= DREF_NONSPREAD_CK505_ENABLE; in ironlake_init_pch_refclk()
4833 final |= DREF_NONSPREAD_SOURCE_ENABLE; in ironlake_init_pch_refclk()
4835 final &= ~DREF_SSC_SOURCE_MASK; in ironlake_init_pch_refclk()
4836 final &= ~DREF_CPU_SOURCE_OUTPUT_MASK; in ironlake_init_pch_refclk()
4837 final &= ~DREF_SSC1_ENABLE; in ironlake_init_pch_refclk()
4840 final |= DREF_SSC_SOURCE_ENABLE; in ironlake_init_pch_refclk()
4843 final |= DREF_SSC1_ENABLE; in ironlake_init_pch_refclk()
[all …]
Dintel_dp.c2629 struct edp_power_seq cur, vbt, spec, final; in intel_dp_init_panel_power_sequencer() local
2692 #define assign_final(field) final.field = (max(cur.field, vbt.field) == 0 ? \ in intel_dp_init_panel_power_sequencer()
2702 #define get_delay(field) (DIV_ROUND_UP(final.field, 10)) in intel_dp_init_panel_power_sequencer()
2718 *out = final; in intel_dp_init_panel_power_sequencer()
/drivers/scsi/
D53c700.scr35 ; necessary amount of data and jumps to the next SG segment. The final
/drivers/staging/sep/
Dsep_crypto.c3678 .final = sep_sha1_final,
3701 .final = sep_md5_final,
3724 .final = sep_sha224_final,
3747 .final = sep_sha256_final,

12