Home
last modified time | relevance | path

Searched refs:phy_control (Results 1 – 7 of 7) sorted by relevance

/drivers/net/ethernet/
Dnetx-eth.c472 unsigned int phy_control, val; in netx_eth_init() local
476 phy_control = PHY_CONTROL_PHY_ADDRESS(INTERNAL_PHY_ADR>>1) | in netx_eth_init()
488 writel(phy_control | PHY_CONTROL_RESET, NETX_SYSTEM_PHY_CONTROL); in netx_eth_init()
494 writel(phy_control, NETX_SYSTEM_PHY_CONTROL); in netx_eth_init()
/drivers/scsi/isci/
Dphy.c574 u32 phy_control; in sci_phy_start_sas_link_training() local
576 phy_control = readl(&iphy->link_layer_registers->phy_configuration); in sci_phy_start_sas_link_training()
577 phy_control |= SCU_SAS_PCFG_GEN_BIT(SATA_SPINUP_HOLD); in sci_phy_start_sas_link_training()
578 writel(phy_control, in sci_phy_start_sas_link_training()
Dregisters.h1367 u32 phy_control; member
/drivers/net/wireless/ath/carl9170/
Dwlan.h288 __le32 phy_control; member
Dtx.c999 txc->f.phy_control = phy_set; in carl9170_tx_prepare()
1106 return (dest->f.phy_control == src->f.phy_control); in carl9170_tx_rate_check()
Ddebug.c298 le16_to_cpu(txc->f.mac_control), le32_to_cpu(txc->f.phy_control), in carl9170_debugfs_format_frame()
/drivers/net/ethernet/broadcom/
Dtg3.c1334 u32 phy_control; in tg3_bmcr_reset() local
1340 phy_control = BMCR_RESET; in tg3_bmcr_reset()
1341 err = tg3_writephy(tp, MII_BMCR, phy_control); in tg3_bmcr_reset()
1347 err = tg3_readphy(tp, MII_BMCR, &phy_control); in tg3_bmcr_reset()
1351 if ((phy_control & BMCR_RESET) == 0) { in tg3_bmcr_reset()