Home
last modified time | relevance | path

Searched refs:DMA3_NEXT_DESC_PTR (Results 1 – 22 of 22) sorted by relevance

/arch/blackfin/mach-bf533/
Ddma.c18 (struct dma_register *) DMA3_NEXT_DESC_PTR,
/arch/blackfin/mach-bf518/
Ddma.c18 (struct dma_register *) DMA3_NEXT_DESC_PTR,
/arch/blackfin/mach-bf527/
Ddma.c18 (struct dma_register *) DMA3_NEXT_DESC_PTR,
/arch/blackfin/mach-bf537/
Ddma.c18 (struct dma_register *) DMA3_NEXT_DESC_PTR,
/arch/blackfin/mach-bf538/
Ddma.c18 (struct dma_register *) DMA3_NEXT_DESC_PTR,
/arch/blackfin/mach-bf548/
Ddma.c18 (struct dma_register *) DMA3_NEXT_DESC_PTR,
/arch/blackfin/mach-bf609/
Ddma.c18 (struct dma_register *) DMA3_NEXT_DESC_PTR,
/arch/blackfin/mach-bf533/include/mach/
DdefBF532.h229 #define DMA3_NEXT_DESC_PTR 0xFFC00CC0 /* DMA Channel 3 Next Descriptor Pointer Register */ macro
DcdefBF532.h224 #define bfin_read_DMA3_NEXT_DESC_PTR() bfin_read32(DMA3_NEXT_DESC_PTR)
225 #define bfin_write_DMA3_NEXT_DESC_PTR(val) bfin_write32(DMA3_NEXT_DESC_PTR,val)
/arch/blackfin/mach-bf527/include/mach/
DdefBF522.h263 #define DMA3_NEXT_DESC_PTR 0xFFC00CC0 /* DMA Channel 3 Next Descriptor Pointer Register */ macro
DcdefBF522.h477 #define bfin_read_DMA3_NEXT_DESC_PTR() bfin_read32(DMA3_NEXT_DESC_PTR)
478 #define bfin_write_DMA3_NEXT_DESC_PTR(val) bfin_write32(DMA3_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf518/include/mach/
DdefBF512.h263 #define DMA3_NEXT_DESC_PTR 0xFFC00CC0 /* DMA Channel 3 Next Descriptor Pointer Register */ macro
DcdefBF512.h460 #define bfin_read_DMA3_NEXT_DESC_PTR() bfin_read32(DMA3_NEXT_DESC_PTR)
461 #define bfin_write_DMA3_NEXT_DESC_PTR(val) bfin_write32(DMA3_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf537/include/mach/
DdefBF534.h239 #define DMA3_NEXT_DESC_PTR 0xFFC00CC0 /* DMA Channel 3 Next Descriptor Pointer Register … macro
DcdefBF534.h439 #define bfin_read_DMA3_NEXT_DESC_PTR() bfin_read32(DMA3_NEXT_DESC_PTR)
440 #define bfin_write_DMA3_NEXT_DESC_PTR(val) bfin_write32(DMA3_NEXT_DESC_PTR,val)
/arch/blackfin/mach-bf538/include/mach/
DdefBF538.h240 #define DMA3_NEXT_DESC_PTR 0xFFC00CC0 /* DMA Channel 3 Next Descriptor Pointer Register */ macro
DcdefBF538.h564 #define bfin_read_DMA3_NEXT_DESC_PTR() bfin_readPTR(DMA3_NEXT_DESC_PTR)
565 #define bfin_write_DMA3_NEXT_DESC_PTR(val) bfin_writePTR(DMA3_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h255 #define DMA3_NEXT_DESC_PTR 0xffc00cc0 /* DMA Channel 3 Next Descriptor Pointer Reg… macro
DcdefBF54x_base.h396 #define bfin_read_DMA3_NEXT_DESC_PTR() bfin_read32(DMA3_NEXT_DESC_PTR)
397 #define bfin_write_DMA3_NEXT_DESC_PTR(val) bfin_write32(DMA3_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf609/include/mach/
DdefBF60x_base.h1583 #define DMA3_NEXT_DESC_PTR 0xFFC41180 /* DMA3 Pointer to Next Initial Descripto… macro
DcdefBF60x_base.h438 #define bfin_read_DMA3_NEXT_DESC_PTR() bfin_read32(DMA3_NEXT_DESC_PTR)
439 #define bfin_write_DMA3_NEXT_DESC_PTR(val) bfin_write32(DMA3_NEXT_DESC_PTR, val)
/arch/blackfin/kernel/
Ddebug-mmrs.c825 # define DMA3_NEXT_DESC_PTR DMA2_3_NEXT_DESC_PTR in bfin_debug_mmrs_init() macro