Home
last modified time | relevance | path

Searched refs:DMA4_NEXT_DESC_PTR (Results 1 – 22 of 22) sorted by relevance

/arch/blackfin/mach-bf533/
Ddma.c19 (struct dma_register *) DMA4_NEXT_DESC_PTR,
/arch/blackfin/mach-bf518/
Ddma.c19 (struct dma_register *) DMA4_NEXT_DESC_PTR,
/arch/blackfin/mach-bf527/
Ddma.c19 (struct dma_register *) DMA4_NEXT_DESC_PTR,
/arch/blackfin/mach-bf537/
Ddma.c19 (struct dma_register *) DMA4_NEXT_DESC_PTR,
/arch/blackfin/mach-bf538/
Ddma.c19 (struct dma_register *) DMA4_NEXT_DESC_PTR,
/arch/blackfin/mach-bf548/
Ddma.c19 (struct dma_register *) DMA4_NEXT_DESC_PTR,
/arch/blackfin/mach-bf609/
Ddma.c19 (struct dma_register *) DMA4_NEXT_DESC_PTR,
/arch/blackfin/mach-bf533/include/mach/
DdefBF532.h243 #define DMA4_NEXT_DESC_PTR 0xFFC00D00 /* DMA Channel 4 Next Descriptor Pointer Register */ macro
DcdefBF532.h251 #define bfin_read_DMA4_NEXT_DESC_PTR() bfin_read32(DMA4_NEXT_DESC_PTR)
252 #define bfin_write_DMA4_NEXT_DESC_PTR(val) bfin_write32(DMA4_NEXT_DESC_PTR,val)
/arch/blackfin/mach-bf527/include/mach/
DdefBF522.h277 #define DMA4_NEXT_DESC_PTR 0xFFC00D00 /* DMA Channel 4 Next Descriptor Pointer Register */ macro
DcdefBF522.h504 #define bfin_read_DMA4_NEXT_DESC_PTR() bfin_read32(DMA4_NEXT_DESC_PTR)
505 #define bfin_write_DMA4_NEXT_DESC_PTR(val) bfin_write32(DMA4_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf518/include/mach/
DdefBF512.h277 #define DMA4_NEXT_DESC_PTR 0xFFC00D00 /* DMA Channel 4 Next Descriptor Pointer Register */ macro
DcdefBF512.h487 #define bfin_read_DMA4_NEXT_DESC_PTR() bfin_read32(DMA4_NEXT_DESC_PTR)
488 #define bfin_write_DMA4_NEXT_DESC_PTR(val) bfin_write32(DMA4_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf537/include/mach/
DdefBF534.h253 #define DMA4_NEXT_DESC_PTR 0xFFC00D00 /* DMA Channel 4 Next Descriptor Pointer Register … macro
DcdefBF534.h466 #define bfin_read_DMA4_NEXT_DESC_PTR() bfin_read32(DMA4_NEXT_DESC_PTR)
467 #define bfin_write_DMA4_NEXT_DESC_PTR(val) bfin_write32(DMA4_NEXT_DESC_PTR,val)
/arch/blackfin/mach-bf538/include/mach/
DdefBF538.h254 #define DMA4_NEXT_DESC_PTR 0xFFC00D00 /* DMA Channel 4 Next Descriptor Pointer Register */ macro
DcdefBF538.h590 #define bfin_read_DMA4_NEXT_DESC_PTR() bfin_readPTR(DMA4_NEXT_DESC_PTR)
591 #define bfin_write_DMA4_NEXT_DESC_PTR(val) bfin_writePTR(DMA4_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h271 #define DMA4_NEXT_DESC_PTR 0xffc00d00 /* DMA Channel 4 Next Descriptor Pointer Reg… macro
DcdefBF54x_base.h425 #define bfin_read_DMA4_NEXT_DESC_PTR() bfin_read32(DMA4_NEXT_DESC_PTR)
426 #define bfin_write_DMA4_NEXT_DESC_PTR(val) bfin_write32(DMA4_NEXT_DESC_PTR, val)
/arch/blackfin/mach-bf609/include/mach/
DdefBF60x_base.h1604 #define DMA4_NEXT_DESC_PTR 0xFFC41200 /* DMA4 Pointer to Next Initial Descripto… macro
DcdefBF60x_base.h475 #define bfin_read_DMA4_NEXT_DESC_PTR() bfin_read32(DMA4_NEXT_DESC_PTR)
476 #define bfin_write_DMA4_NEXT_DESC_PTR(val) bfin_write32(DMA4_NEXT_DESC_PTR, val)
/arch/blackfin/kernel/
Ddebug-mmrs.c826 # define DMA4_NEXT_DESC_PTR DMA2_4_NEXT_DESC_PTR in bfin_debug_mmrs_init() macro