Home
last modified time | relevance | path

Searched refs:asid_cache (Results 1 – 13 of 13) sorted by relevance

/arch/sh/include/asm/
Dmmu_context.h35 #define asid_cache(cpu) (cpu_data[cpu].asid_cache) macro
59 unsigned long asid = asid_cache(cpu); in get_mmu_context()
90 cpu_context(cpu, mm) = asid_cache(cpu) = asid; in get_mmu_context()
164 if (asid_cache(cpu) == NO_CONTEXT) in enable_mmu()
165 asid_cache(cpu) = MMU_CONTEXT_FIRST_VERSION; in enable_mmu()
167 set_asid(asid_cache(cpu) & MMU_CONTEXT_ASID_MASK); in enable_mmu()
Dprocessor.h79 unsigned long asid_cache; member
/arch/score/include/asm/
Dmmu_context.h18 extern unsigned long asid_cache;
49 unsigned long asid = asid_cache + ASID_INC; in get_new_mmu_context()
58 asid_cache = asid; in get_new_mmu_context()
78 if ((next->context ^ asid_cache) & ASID_VERSION_MASK) in switch_mm()
/arch/mips/include/asm/
Dmmu_context.h88 #define asid_cache(cpu) (cpu_data[cpu].asid_cache) macro
106 unsigned long asid = asid_cache(cpu); in get_new_mmu_context()
120 cpu_context(cpu, mm) = asid_cache(cpu) = asid; in get_new_mmu_context()
153 if ((cpu_context(cpu, next) ^ asid_cache(cpu)) & ASID_VERSION_MASK) in switch_mm()
Dcpu-info.h42 unsigned long asid_cache; member
/arch/arc/include/asm/
Dmmu_context.h53 DECLARE_PER_CPU(unsigned int, asid_cache);
54 #define asid_cpu(cpu) per_cpu(asid_cache, cpu)
/arch/xtensa/include/asm/
Dmmu_context.h33 DECLARE_PER_CPU(unsigned long, asid_cache);
34 #define cpu_asid_cache(cpu) per_cpu(asid_cache, cpu)
/arch/score/mm/
Dtlb-score.c35 unsigned long asid_cache = ASID_FIRST_VERSION; variable
36 EXPORT_SYMBOL(asid_cache);
/arch/mips/kvm/
Dtlb.c601 unsigned long asid = asid_cache(cpu); in kvm_get_new_mmu_context()
614 cpu_context(cpu, mm) = asid_cache(cpu) = asid; in kvm_get_new_mmu_context()
676 guest_kernel_asid[cpu] ^ asid_cache(cpu)) & ASID_VERSION_MASK)) { in kvm_arch_vcpu_load()
753 if (((cpu_context(cpu, current->mm) ^ asid_cache(cpu)) & in kvm_arch_vcpu_put()
/arch/sh/kernel/cpu/
Dinit.c341 current_cpu_data.asid_cache = NO_CONTEXT; in cpu_init()
/arch/xtensa/mm/
Dfault.c24 DEFINE_PER_CPU(unsigned long, asid_cache) = ASID_USER_FIRST;
/arch/arc/mm/
Dtlb.c103 DEFINE_PER_CPU(unsigned int, asid_cache) = MM_CTXT_FIRST_CYCLE;
/arch/mips/kernel/
Dtraps.c2137 if (!cpu_data[cpu].asid_cache) in per_cpu_trap_init()
2138 cpu_data[cpu].asid_cache = ASID_FIRST_VERSION; in per_cpu_trap_init()