Home
last modified time | relevance | path

Searched refs:NVDEV_SUBDEV_BAR (Results 1 – 13 of 13) sorted by relevance

/drivers/gpu/drm/nouveau/core/engine/device/
Dnv50.c77 device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass; in nv50_identify()
103 device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass; in nv50_identify()
132 device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass; in nv50_identify()
161 device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass; in nv50_identify()
190 device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass; in nv50_identify()
219 device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass; in nv50_identify()
248 device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass; in nv50_identify()
277 device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass; in nv50_identify()
306 device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass; in nv50_identify()
335 device->oclass[NVDEV_SUBDEV_BAR ] = &nv50_bar_oclass; in nv50_identify()
[all …]
Dnvc0.c79 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nvc0_identify()
112 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nvc0_identify()
145 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nvc0_identify()
177 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nvc0_identify()
210 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nvc0_identify()
242 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nvc0_identify()
274 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nvc0_identify()
307 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nvc0_identify()
339 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nvc0_identify()
Dnve0.c79 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nve0_identify()
113 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nve0_identify()
147 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nve0_identify()
175 device->oclass[NVDEV_SUBDEV_BAR ] = &gk20a_bar_oclass; in nve0_identify()
201 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nve0_identify()
235 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nve0_identify()
269 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in nve0_identify()
Dgm100.c79 device->oclass[NVDEV_SUBDEV_BAR ] = &nvc0_bar_oclass; in gm100_identify()
Dbase.c221 [NVDEV_SUBDEV_BAR] = NV_DEVICE_V0_DISABLE_CORE,
/drivers/gpu/drm/nouveau/core/include/subdev/
Dbar.h30 return (void *)nv_device(obj)->subdev[NVDEV_SUBDEV_BAR]; in nouveau_bar()
/drivers/gpu/drm/nouveau/core/subdev/bar/
Dnv50.c148 atomic_inc(&vm->engref[NVDEV_SUBDEV_BAR]); in nv50_bar_ctor()
182 atomic_inc(&vm->engref[NVDEV_SUBDEV_BAR]); in nv50_bar_ctor()
Dnvc0.c108 atomic_inc(&vm->engref[NVDEV_SUBDEV_BAR]); in nvc0_bar_init_vm()
/drivers/gpu/drm/nouveau/core/include/core/
Ddevice.h37 NVDEV_SUBDEV_BAR, enumerator
/drivers/gpu/drm/nouveau/core/subdev/vm/
Dnvc0.c174 if (atomic_read(&vm->engref[NVDEV_SUBDEV_BAR])) in nvc0_vm_flush()
Dnv50.c176 case NVDEV_SUBDEV_BAR : vme = 0x06; break; in nv50_vm_flush()
/drivers/gpu/drm/nouveau/core/engine/fifo/
Dnvc0.c549 { 0x04, "BAR1", NULL, NVDEV_SUBDEV_BAR },
631 case NVDEV_SUBDEV_BAR: in nvc0_fifo_intr_fault()
Dnve0.c618 { 0x04, "BAR1", NULL, NVDEV_SUBDEV_BAR },
746 case NVDEV_SUBDEV_BAR: in nve0_fifo_intr_fault()