Home
last modified time | relevance | path

Searched refs:clr_mask (Results 1 – 11 of 11) sorted by relevance

/drivers/hwmon/
Dlm75.c189 u8 set_mask, clr_mask; in lm75_probe() local
209 clr_mask = LM75_SHUTDOWN; /* continuous conversions */ in lm75_probe()
213 clr_mask |= 1 << 5; /* not one-shot mode */ in lm75_probe()
220 clr_mask |= 3 << 5; in lm75_probe()
257 clr_mask |= 1 << 7; /* not one-shot mode */ in lm75_probe()
261 clr_mask |= 1 << 7; /* not one-shot mode */ in lm75_probe()
270 clr_mask |= 1 << 7; /* not one-shot mode */ in lm75_probe()
283 new = status & ~clr_mask; in lm75_probe()
/drivers/infiniband/hw/mthca/
Dmthca_eq.c397 if (dev->eq_table.clr_mask) in mthca_tavor_interrupt()
398 writel(dev->eq_table.clr_mask, dev->eq_table.clr_int); in mthca_tavor_interrupt()
437 if (dev->eq_table.clr_mask) in mthca_arbel_interrupt()
438 writel(dev->eq_table.clr_mask, dev->eq_table.clr_int); in mthca_arbel_interrupt()
785 dev->eq_table.clr_mask = 0; in mthca_init_eq_table()
787 dev->eq_table.clr_mask = in mthca_init_eq_table()
Dmthca_dev.h229 u32 clr_mask; member
/drivers/mfd/
Dssbi.c104 static int ssbi_wait_mask(struct ssbi *ssbi, u32 set_mask, u32 clr_mask) in ssbi_wait_mask() argument
111 if (((val & set_mask) == set_mask) && ((val & clr_mask) == 0)) in ssbi_wait_mask()
/drivers/net/phy/
Dbcm7xxx.c243 int set_mask, int clr_mask) in phy_set_clr_bits() argument
251 v &= ~clr_mask; in phy_set_clr_bits()
/drivers/media/i2c/
Dths8200.c108 uint8_t clr_mask, uint8_t val_mask) in ths8200_write_and_or() argument
110 ths8200_write(sd, reg, (ths8200_read(sd, reg) & clr_mask) | val_mask); in ths8200_write_and_or()
Dadv7511.c198 static inline void adv7511_wr_and_or(struct v4l2_subdev *sd, u8 reg, uint8_t clr_mask, uint8_t val_… in adv7511_wr_and_or() argument
200 adv7511_wr(sd, reg, (adv7511_rd(sd, reg) & clr_mask) | val_mask); in adv7511_wr_and_or()
Dad9389b.c148 u8 clr_mask, u8 val_mask) in ad9389b_wr_and_or() argument
150 ad9389b_wr(sd, reg, (ad9389b_rd(sd, reg) & clr_mask) | val_mask); in ad9389b_wr_and_or()
/drivers/dma/
Dqcom_bam_dma.c688 u32 clr_mask = 0, srcs = 0; in bam_dma_irq() local
697 clr_mask = readl_relaxed(bdev->regs + BAM_IRQ_STTS); in bam_dma_irq()
702 writel_relaxed(clr_mask, bdev->regs + BAM_IRQ_CLR); in bam_dma_irq()
/drivers/net/ethernet/mellanox/mlx4/
Deq.c771 writel(priv->eq_table.clr_mask, priv->eq_table.clr_int); in mlx4_interrupt()
1139 priv->eq_table.clr_mask = in mlx4_init_eq_table()
Dmlx4.h656 u32 clr_mask; member