Home
last modified time | relevance | path

Searched refs:new_line (Results 1 – 9 of 9) sorted by relevance

/drivers/net/wan/
Dpci200syn.c189 sync_serial_settings new_line; in pci200_ioctl() local
218 if (copy_from_user(&new_line, line, size)) in pci200_ioctl()
221 if (new_line.clock_type != CLOCK_EXT && in pci200_ioctl()
222 new_line.clock_type != CLOCK_TXFROMRX && in pci200_ioctl()
223 new_line.clock_type != CLOCK_INT && in pci200_ioctl()
224 new_line.clock_type != CLOCK_TXINT) in pci200_ioctl()
227 if (new_line.loopback != 0 && new_line.loopback != 1) in pci200_ioctl()
230 memcpy(&port->settings, &new_line, size); /* Update settings */ in pci200_ioctl()
Dc101.c229 sync_serial_settings new_line; in c101_ioctl() local
262 if (copy_from_user(&new_line, line, size)) in c101_ioctl()
265 if (new_line.clock_type != CLOCK_EXT && in c101_ioctl()
266 new_line.clock_type != CLOCK_TXFROMRX && in c101_ioctl()
267 new_line.clock_type != CLOCK_INT && in c101_ioctl()
268 new_line.clock_type != CLOCK_TXINT) in c101_ioctl()
271 if (new_line.loopback != 0 && new_line.loopback != 1) in c101_ioctl()
274 memcpy(&port->settings, &new_line, size); /* Update settings */ in c101_ioctl()
Dpc300too.c197 sync_serial_settings new_line; in pc300_ioctl() local
243 if (copy_from_user(&new_line, line, size)) in pc300_ioctl()
246 if (new_line.clock_type != CLOCK_EXT && in pc300_ioctl()
247 new_line.clock_type != CLOCK_TXFROMRX && in pc300_ioctl()
248 new_line.clock_type != CLOCK_INT && in pc300_ioctl()
249 new_line.clock_type != CLOCK_TXINT) in pc300_ioctl()
252 if (new_line.loopback != 0 && new_line.loopback != 1) in pc300_ioctl()
255 memcpy(&port->settings, &new_line, size); /* Update settings */ in pc300_ioctl()
Dn2.c252 sync_serial_settings new_line; in n2_ioctl() local
280 if (copy_from_user(&new_line, line, size)) in n2_ioctl()
283 if (new_line.clock_type != CLOCK_EXT && in n2_ioctl()
284 new_line.clock_type != CLOCK_TXFROMRX && in n2_ioctl()
285 new_line.clock_type != CLOCK_INT && in n2_ioctl()
286 new_line.clock_type != CLOCK_TXINT) in n2_ioctl()
289 if (new_line.loopback != 0 && new_line.loopback != 1) in n2_ioctl()
292 memcpy(&port->settings, &new_line, size); /* Update settings */ in n2_ioctl()
Dixp4xx_hss.c1248 sync_serial_settings new_line; in hss_hdlc_ioctl() local
1264 memset(&new_line, 0, sizeof(new_line)); in hss_hdlc_ioctl()
1265 new_line.clock_type = port->clock_type; in hss_hdlc_ioctl()
1266 new_line.clock_rate = port->clock_rate; in hss_hdlc_ioctl()
1267 new_line.loopback = port->loopback; in hss_hdlc_ioctl()
1268 if (copy_to_user(line, &new_line, size)) in hss_hdlc_ioctl()
1276 if (copy_from_user(&new_line, line, size)) in hss_hdlc_ioctl()
1279 clk = new_line.clock_type; in hss_hdlc_ioctl()
1286 if (new_line.loopback != 0 && new_line.loopback != 1) in hss_hdlc_ioctl()
1291 find_best_clock(new_line.clock_rate, &port->clock_rate, in hss_hdlc_ioctl()
[all …]
/drivers/char/pcmcia/
Dsynclink_cs.c4106 sync_serial_settings new_line; in hdlcdev_ioctl() local
4121 memset(&new_line, 0, size); in hdlcdev_ioctl()
4138 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN): new_line.clock_type = CLOCK_EXT; break; in hdlcdev_ioctl()
4139 case (HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_INT; break; in hdlcdev_ioctl()
4140 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_TXINT; break; in hdlcdev_ioctl()
4141 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_RXCPIN): new_line.clock_type = CLOCK_TXFROMRX; break; in hdlcdev_ioctl()
4142 default: new_line.clock_type = CLOCK_DEFAULT; in hdlcdev_ioctl()
4145 new_line.clock_rate = info->params.clock_speed; in hdlcdev_ioctl()
4146 new_line.loopback = info->params.loopback ? 1:0; in hdlcdev_ioctl()
4148 if (copy_to_user(line, &new_line, size)) in hdlcdev_ioctl()
[all …]
/drivers/tty/
Dsynclink_gt.c1624 sync_serial_settings new_line; in hdlcdev_ioctl() local
1638 memset(&new_line, 0, sizeof(new_line)); in hdlcdev_ioctl()
1655 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN): new_line.clock_type = CLOCK_EXT; break; in hdlcdev_ioctl()
1656 case (HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_INT; break; in hdlcdev_ioctl()
1657 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_TXINT; break; in hdlcdev_ioctl()
1658 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_RXCPIN): new_line.clock_type = CLOCK_TXFROMRX; break; in hdlcdev_ioctl()
1659 default: new_line.clock_type = CLOCK_DEFAULT; in hdlcdev_ioctl()
1662 new_line.clock_rate = info->params.clock_speed; in hdlcdev_ioctl()
1663 new_line.loopback = info->params.loopback ? 1:0; in hdlcdev_ioctl()
1665 if (copy_to_user(line, &new_line, size)) in hdlcdev_ioctl()
[all …]
Dsynclinkmp.c1740 sync_serial_settings new_line; in hdlcdev_ioctl() local
1769 memset(&new_line, 0, sizeof(new_line)); in hdlcdev_ioctl()
1771 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN): new_line.clock_type = CLOCK_EXT; break; in hdlcdev_ioctl()
1772 case (HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_INT; break; in hdlcdev_ioctl()
1773 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_TXINT; break; in hdlcdev_ioctl()
1774 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_RXCPIN): new_line.clock_type = CLOCK_TXFROMRX; break; in hdlcdev_ioctl()
1775 default: new_line.clock_type = CLOCK_DEFAULT; in hdlcdev_ioctl()
1778 new_line.clock_rate = info->params.clock_speed; in hdlcdev_ioctl()
1779 new_line.loopback = info->params.loopback ? 1:0; in hdlcdev_ioctl()
1781 if (copy_to_user(line, &new_line, size)) in hdlcdev_ioctl()
[all …]
Dsynclink.c7836 sync_serial_settings new_line; in hdlcdev_ioctl() local
7865 memset(&new_line, 0, sizeof(new_line)); in hdlcdev_ioctl()
7867 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_TXCPIN): new_line.clock_type = CLOCK_EXT; break; in hdlcdev_ioctl()
7868 case (HDLC_FLAG_RXC_BRG | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_INT; break; in hdlcdev_ioctl()
7869 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_BRG): new_line.clock_type = CLOCK_TXINT; break; in hdlcdev_ioctl()
7870 case (HDLC_FLAG_RXC_RXCPIN | HDLC_FLAG_TXC_RXCPIN): new_line.clock_type = CLOCK_TXFROMRX; break; in hdlcdev_ioctl()
7871 default: new_line.clock_type = CLOCK_DEFAULT; in hdlcdev_ioctl()
7874 new_line.clock_rate = info->params.clock_speed; in hdlcdev_ioctl()
7875 new_line.loopback = info->params.loopback ? 1:0; in hdlcdev_ioctl()
7877 if (copy_to_user(line, &new_line, size)) in hdlcdev_ioctl()
[all …]