Home
last modified time | relevance | path

Searched refs:PIPECONF (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/i915/
Dintel_display.c785 int reg = PIPECONF(pipe); in intel_wait_for_pipe_off()
961 reg = PIPECONF(pipe); in assert_pipe()
1302 pipeconf_val = I915_READ(PIPECONF(pipe)); in intel_enable_transcoder()
1386 reg = PIPECONF(pipe); in intel_enable_pipe()
1423 reg = PIPECONF(pipe); in intel_disable_pipe()
2798 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11; in ironlake_fdi_pll_enable()
2839 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11; in ironlake_fdi_disable()
2871 temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11; in ironlake_fdi_disable()
3013 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) >> 5; in ironlake_pch_enable()
5306 pipeconf = I915_READ(PIPECONF(pipe)); in i9xx_crtc_mode_set()
[all …]
Dintel_crt.c365 pipeconf_reg = PIPECONF(pipe); in intel_crt_load_detect()
Dintel_sprite.c417 if (!(I915_READ(PIPECONF(pipe)) & PIPECONF_ENABLE)) in intel_update_plane()
Dintel_tv.c1079 int pipeconf_reg = PIPECONF(pipe); in intel_tv_mode_set()
Dintel_overlay.c911 … (I915_READ(PIPECONF(crtc->pipe)) & (PIPECONF_DOUBLE_WIDE | PIPECONF_ENABLE)) != PIPECONF_ENABLE) in check_overlay_possible_on_crtc()
Di915_irq.c149 return I915_READ(PIPECONF(pipe)) & PIPECONF_ENABLE; in i915_pipe_enabled()
Di915_reg.h2497 #define PIPECONF(pipe) _PIPE(pipe, _PIPEACONF, _PIPEBCONF) macro