Home
last modified time | relevance | path

Searched refs:RS (Results 1 – 15 of 15) sorted by relevance

/drivers/macintosh/
Dvia-macii.c41 #define RS 0x200 /* skip between registers */ macro
43 #define A RS /* A-side data */
44 #define DIRB (2*RS) /* B-side direction (1=output) */
45 #define DIRA (3*RS) /* A-side direction (1=output) */
46 #define T1CL (4*RS) /* Timer 1 ctr/latch (low 8 bits) */
47 #define T1CH (5*RS) /* Timer 1 counter (high 8 bits) */
48 #define T1LL (6*RS) /* Timer 1 latch (low 8 bits) */
49 #define T1LH (7*RS) /* Timer 1 latch (high 8 bits) */
50 #define T2CL (8*RS) /* Timer 2 ctr/latch (low 8 bits) */
51 #define T2CH (9*RS) /* Timer 2 counter (high 8 bits) */
[all …]
Dvia-cuda.c35 #define RS 0x200 /* skip between registers */ macro
37 #define A RS /* A-side data */
38 #define DIRB (2*RS) /* B-side direction (1=output) */
39 #define DIRA (3*RS) /* A-side direction (1=output) */
40 #define T1CL (4*RS) /* Timer 1 ctr/latch (low 8 bits) */
41 #define T1CH (5*RS) /* Timer 1 counter (high 8 bits) */
42 #define T1LL (6*RS) /* Timer 1 latch (low 8 bits) */
43 #define T1LH (7*RS) /* Timer 1 latch (high 8 bits) */
44 #define T2CL (8*RS) /* Timer 2 ctr/latch (low 8 bits) */
45 #define T2CH (9*RS) /* Timer 2 counter (high 8 bits) */
[all …]
Dvia-pmu68k.c47 #define RS 0x200 /* skip between registers */ macro
49 #define A RS /* A-side data */
50 #define DIRB (2*RS) /* B-side direction (1=output) */
51 #define DIRA (3*RS) /* A-side direction (1=output) */
52 #define T1CL (4*RS) /* Timer 1 ctr/latch (low 8 bits) */
53 #define T1CH (5*RS) /* Timer 1 counter (high 8 bits) */
54 #define T1LL (6*RS) /* Timer 1 latch (low 8 bits) */
55 #define T1LH (7*RS) /* Timer 1 latch (high 8 bits) */
56 #define T2CL (8*RS) /* Timer 2 ctr/latch (low 8 bits) */
57 #define T2CH (9*RS) /* Timer 2 counter (high 8 bits) */
[all …]
Dvia-maciisi.c32 #define RS 0x200 /* skip between registers */ macro
34 #define A RS /* A-side data */
35 #define DIRB (2*RS) /* B-side direction (1=output) */
36 #define DIRA (3*RS) /* A-side direction (1=output) */
37 #define SR (10*RS) /* Shift register */
38 #define ACR (11*RS) /* Auxiliary control register */
39 #define IFR (13*RS) /* Interrupt flag register */
40 #define IER (14*RS) /* Interrupt enable register */
Dvia-pmu.c79 #define RS 0x200 /* skip between registers */ macro
81 #define A RS /* A-side data */
82 #define DIRB (2*RS) /* B-side direction (1=output) */
83 #define DIRA (3*RS) /* A-side direction (1=output) */
84 #define T1CL (4*RS) /* Timer 1 ctr/latch (low 8 bits) */
85 #define T1CH (5*RS) /* Timer 1 counter (high 8 bits) */
86 #define T1LL (6*RS) /* Timer 1 latch (low 8 bits) */
87 #define T1LH (7*RS) /* Timer 1 latch (high 8 bits) */
88 #define T2CL (8*RS) /* Timer 2 ctr/latch (low 8 bits) */
89 #define T2CH (9*RS) /* Timer 2 counter (high 8 bits) */
[all …]
/drivers/char/pcmcia/
DKconfig14 selectable for RS-232, V.35, RS-449, RS-530, and X.21
/drivers/staging/media/dt3155v4l/
DKconfig20 or leave it unselected for RS-170/60Hz (North America).
/drivers/staging/panel/
DKconfig161 (E, RS, sometimes RW), and 4 or 8 for the data. Use 0 here for a 8 bits
181 int "Parallel port pin number & polarity connected to the LCD RS signal (-17...17) "
185 This describes the number of the parallel port pin to which the LCD 'RS'
192 Default for the 'RS' pin in custom profile is '17' (SELECT IN).
/drivers/s390/net/
DKconfig68 that use CLAW are RS/6000s, Cisco Routers (CIP) and 3172 devices.
/drivers/tty/
DKconfig271 RS-232, V.35, RS-449, RS-530, and X.21
/drivers/net/wan/
Dpc300-falc-lh.h1235 #define RS(nbr) (0x70 + (nbr)) /* Rx CAS Reg (0 to 15) */ macro
DKconfig207 tristate "Cyclades-PC300 support (RS-232/V.35, X.21, T1/E1 boards)"
215 Linux box (interfaces currently available are RS-232/V.35, X.21 and
/drivers/input/mouse/
DKconfig143 Say Y here if you have a serial (RS-232, COM port) mouse connected
/drivers/input/keyboard/
DKconfig475 (RS-232) port via a simple adapter.
/drivers/eisa/
Deisa.ids991 ISABE04 "Qua Tech DS-201 Dual Channel RS-422"