Home
last modified time | relevance | path

Searched defs:IRQ_SPORT1_RX (Results 1 – 13 of 13) sorted by relevance

/arch/blackfin/mach-bf533/include/mach/
Dirq.h25 #define IRQ_SPORT1_RX BFIN_IRQ(11) /* DMA3 Interrupt (SPORT1 RX) */ macro
/arch/blackfin/mach-bf537/
DKconfig32 config IRQ_SPORT1_RX config
/arch/blackfin/mach-bf538/include/mach/
Dirq.h25 #define IRQ_SPORT1_RX BFIN_IRQ(11) /* DMA 3 Channel (SPORT1 RX) */ macro
/arch/blackfin/mach-bf537/include/mach/
Dirq.h21 #define IRQ_SPORT1_RX BFIN_IRQ(7) /* DMA5 Interrupt (SPORT1 RX) */ macro
/arch/blackfin/mach-bf538/
DKconfig44 config IRQ_SPORT1_RX config
/arch/blackfin/mach-bf518/include/mach/
Dirq.h32 #define IRQ_SPORT1_RX BFIN_IRQ(18) /* DMA 5 Channel (SPORT1 RX/SPI) */ macro
/arch/blackfin/mach-bf527/include/mach/
Dirq.h30 #define IRQ_SPORT1_RX BFIN_IRQ(18) /* DMA 5 Channel (SPORT1 RX) */ macro
/arch/blackfin/mach-bf561/include/mach/
Dirq.h47 #define IRQ_SPORT1_RX IRQ_DMA2_2 /* DMA2 2 (SPORT1 RX) */ macro
/arch/blackfin/mach-bf518/
DKconfig201 config IRQ_SPORT1_RX config
/arch/blackfin/mach-bf527/
DKconfig200 config IRQ_SPORT1_RX config
/arch/blackfin/mach-bf609/include/mach/
Dirq.h65 #define IRQ_SPORT1_RX BFIN_IRQ(49) /* SPORT1 RX Interrupt (DMA3) */ macro
/arch/blackfin/mach-bf548/
DKconfig141 config IRQ_SPORT1_RX config
/arch/blackfin/mach-bf548/include/mach/
Dirq.h25 #define IRQ_SPORT1_RX BFIN_IRQ(11) /* SPORT1 RX Interrupt (DMA2) */ macro