Home
last modified time | relevance | path

Searched refs:M32R_IRQ_SIO0_S (Results 1 – 10 of 10) sorted by relevance

/arch/m32r/platforms/oaks32r/
Dsetup.c97 irq_set_chip_and_handler(M32R_IRQ_SIO0_S, &oaks32r_irq_type, in init_IRQ()
99 icu_data[M32R_IRQ_SIO0_S].icucr = 0; in init_IRQ()
100 disable_oaks32r_irq(M32R_IRQ_SIO0_S); in init_IRQ()
/arch/m32r/platforms/m32104ut/
Dsetup.c100 irq_set_chip_and_handler(M32R_IRQ_SIO0_S, &m32104ut_irq_type, in init_IRQ()
102 icu_data[M32R_IRQ_SIO0_S].icucr = M32R_ICUCR_IEN; in init_IRQ()
103 disable_m32104ut_irq(M32R_IRQ_SIO0_S); in init_IRQ()
/arch/m32r/platforms/mappi/
Dsetup.c98 irq_set_chip_and_handler(M32R_IRQ_SIO0_S, &mappi_irq_type, in init_IRQ()
100 icu_data[M32R_IRQ_SIO0_S].icucr = 0; in init_IRQ()
101 disable_mappi_irq(M32R_IRQ_SIO0_S); in init_IRQ()
/arch/m32r/platforms/mappi2/
Dsetup.c99 irq_set_chip_and_handler(M32R_IRQ_SIO0_S, &mappi2_irq_type, in init_IRQ()
101 icu_data[M32R_IRQ_SIO0_S].icucr = 0; in init_IRQ()
102 disable_mappi2_irq(M32R_IRQ_SIO0_S); in init_IRQ()
/arch/m32r/platforms/mappi3/
Dsetup.c98 irq_set_chip_and_handler(M32R_IRQ_SIO0_S, &mappi3_irq_type, in init_IRQ()
100 icu_data[M32R_IRQ_SIO0_S].icucr = 0; in init_IRQ()
101 disable_mappi3_irq(M32R_IRQ_SIO0_S); in init_IRQ()
/arch/m32r/platforms/usrv/
Dsetup.c154 irq_set_chip_and_handler(M32R_IRQ_SIO0_S, &mappi_irq_type, in init_IRQ()
156 icu_data[M32R_IRQ_SIO0_S].icucr = 0; in init_IRQ()
157 disable_mappi_irq(M32R_IRQ_SIO0_S); in init_IRQ()
/arch/m32r/platforms/opsput/
Dsetup.c280 irq_set_chip_and_handler(M32R_IRQ_SIO0_S, &opsput_irq_type, in init_IRQ()
282 icu_data[M32R_IRQ_SIO0_S].icucr = 0; in init_IRQ()
283 disable_opsput_irq(M32R_IRQ_SIO0_S); in init_IRQ()
/arch/m32r/platforms/m32700ut/
Dsetup.c282 irq_set_chip_and_handler(M32R_IRQ_SIO0_S, &m32700ut_irq_type, in init_IRQ()
284 icu_data[M32R_IRQ_SIO0_S].icucr = 0; in init_IRQ()
285 disable_m32700ut_irq(M32R_IRQ_SIO0_S); in init_IRQ()
/arch/m32r/include/asm/
Dm32102.h258 #define M32R_IRQ_SIO0_S (41) /* SIO0 receive */ macro
271 #define M32R_IRQ_SIO0_S (49) /* SIO0 receive */ macro
Dm32r_mp_fpga.h293 #define M32R_IRQ_SIO0_S (49) /* SIO0 send */ macro