Home
last modified time | relevance | path

Searched refs:config (Results 1 – 25 of 588) sorted by relevance

12345678910>>...24

/arch/blackfin/mach-bf538/
DKconfig11 config IRQ_PLL_WAKEUP
14 config IRQ_DMA0_ERROR
17 config IRQ_PPI_ERROR
20 config IRQ_SPORT0_ERROR
23 config IRQ_SPORT1_ERROR
26 config IRQ_SPI0_ERROR
29 config IRQ_UART0_ERROR
32 config IRQ_RTC
35 config IRQ_PPI
38 config IRQ_SPORT0_RX
[all …]
/arch/arm/mach-imx/devices/
DKconfig1 config IMX_HAVE_PLATFORM_FEC
5 config IMX_HAVE_PLATFORM_FLEXCAN
8 config IMX_HAVE_PLATFORM_FSL_USB2_UDC
11 config IMX_HAVE_PLATFORM_GPIO_KEYS
14 config IMX_HAVE_PLATFORM_IMX21_HCD
17 config IMX_HAVE_PLATFORM_IMX27_CODA
21 config IMX_HAVE_PLATFORM_IMX2_WDT
24 config IMX_HAVE_PLATFORM_IMX_FB
27 config IMX_HAVE_PLATFORM_IMX_I2C
30 config IMX_HAVE_PLATFORM_IMX_KEYPAD
[all …]
/arch/blackfin/mach-bf548/
DKconfig2 config BF542
5 config BF544
8 config BF547
11 config BF548
14 config BF549
18 config BF54xM
22 config BF54x
32 config DEB_DMA_URGENT
39 config BF548_ATAPI_ALTERNATIVE_PORT
58 config UART2_DMA_RX_ON_DMA18
[all …]
/arch/blackfin/mach-bf527/
DKconfig2 config BF52x
20 config BF527_SPORT0_PORTF
25 config BF527_SPORT0_PORTG
38 config BF527_SPORT0_TSCLK_PG10
43 config BF527_SPORT0_TSCLK_PG14
55 config BF527_UART1_PORTF
60 config BF527_UART1_PORTG
72 config BF527_NAND_D_PORTF
77 config BF527_NAND_D_PORTH
84 config BFIN_HYSTERESIS_CONTROL
[all …]
/arch/blackfin/mach-bf561/
DKconfig12 config BF561_COREB
22 config IRQ_PLL_WAKEUP
25 config IRQ_DMA1_ERROR
28 config IRQ_DMA2_ERROR
31 config IRQ_IMDMA_ERROR
34 config IRQ_PPI0_ERROR
37 config IRQ_PPI1_ERROR
40 config IRQ_SPORT0_ERROR
43 config IRQ_SPORT1_ERROR
46 config IRQ_SPI_ERROR
[all …]
/arch/blackfin/mach-bf518/
DKconfig2 config BF51x
23 config BF518_PWM_ALL_PORTF
28 config BF518_PWM_PORTF_PORTG
44 config BF518_PWM_SYNC_PF7
46 config BF518_PWM_SYNC_PF15
58 config BF518_PWM_TRIPB_PG10
60 config BF518_PWM_TRIPB_PG14
74 config BF518_PPI_TMR_PG5
79 config BF518_PPI_TMR_PG12
87 config BFIN_HYSTERESIS_CONTROL
[all …]
/arch/blackfin/mach-bf537/
DKconfig11 config IRQ_PLL_WAKEUP
14 config IRQ_DMA_ERROR
17 config IRQ_ERROR
20 config IRQ_RTC
23 config IRQ_PPI
26 config IRQ_SPORT0_RX
29 config IRQ_SPORT0_TX
32 config IRQ_SPORT1_RX
35 config IRQ_SPORT1_TX
38 config IRQ_TWI
[all …]
/arch/blackfin/mach-bf609/
DKconfig2 config BF60x
13 config SEC_IRQ_PRIORITY_LEVELS
21 config L1_PARITY_CHECK
30 config SCB_PRIORITY
55 config SCB0_MI0_SLOT0
60 config SCB0_MI0_SLOT1
65 config SCB0_MI0_SLOT2
70 config SCB0_MI0_SLOT3
75 config SCB0_MI0_SLOT4
80 config SCB0_MI0_SLOT5
[all …]
/arch/mips/cavium-octeon/executive/
Dcvmx-pko.c77 union cvmx_pko_mem_iqueue_ptrs config; in __cvmx_pko_iport_config() local
81 config.u64 = 0; in __cvmx_pko_iport_config()
82 config.s.index = queue; in __cvmx_pko_iport_config()
83 config.s.qid = base_queue + queue; in __cvmx_pko_iport_config()
84 config.s.ipid = pko_port; in __cvmx_pko_iport_config()
85 config.s.tail = (queue == (num_queues - 1)); in __cvmx_pko_iport_config()
86 config.s.s_tail = (queue == static_priority_end); in __cvmx_pko_iport_config()
87 config.s.static_p = (static_priority_base >= 0); in __cvmx_pko_iport_config()
88 config.s.static_q = (queue <= static_priority_end); in __cvmx_pko_iport_config()
89 config.s.qos_mask = 0xff; in __cvmx_pko_iport_config()
[all …]
/arch/blackfin/mach-bf533/
DKconfig11 config UART_ERROR
14 config SPORT0_ERROR
17 config SPI_ERROR
20 config SPORT1_ERROR
23 config PPI_ERROR
26 config DMA_ERROR
29 config PLLWAKE_ERROR
33 config RTC_ERROR
36 config DMA0_PPI
40 config DMA1_SPORT0RX
[all …]
/arch/arm/mach-omap1/
Dusb.c62 omap_otg_init(struct omap_usb_config *config) in omap_otg_init() argument
77 if (config->pins[0] > 2) /* alt pingroup 2 */ in omap_otg_init()
79 syscon |= config->usb0_init(config->pins[0], is_usb0_device(config)); in omap_otg_init()
80 syscon |= config->usb1_init(config->pins[1]); in omap_otg_init()
81 syscon |= config->usb2_init(config->pins[2], alt_pingroup); in omap_otg_init()
85 syscon = config->hmc_mode; in omap_otg_init()
88 if (config->otg) in omap_otg_init()
96 printk("USB: hmc %d", config->hmc_mode); in omap_otg_init()
98 pr_cont(", usb2 alt %d wires", config->pins[2]); in omap_otg_init()
99 else if (config->pins[0]) in omap_otg_init()
[all …]
/arch/um/
DKconfig.common2 config UML
18 config MMU
22 config NO_IOMEM
25 config ISA
28 config SBUS
31 config PCI
34 config PCMCIA
37 config TRACE_IRQFLAGS_SUPPORT
41 config LOCKDEP_SUPPORT
45 config STACKTRACE_SUPPORT
[all …]
/arch/mips/bmips/
DKconfig14 config DT_NONE
17 config DT_BCM93384WVG
21 config DT_BCM93384WVG_VIPER
25 config DT_BCM96368MVWG
29 config DT_BCM9EJTAGPRB
33 config DT_BCM97125CBMB
37 config DT_BCM97346DBSMB
41 config DT_BCM97358SVMB
45 config DT_BCM97360SVMB
49 config DT_BCM97362SVMB
[all …]
/arch/arm/boot/dts/
Dste-href-family-pinctrl.dtsi26 ste,config = <&in_pu>;
31 ste,config = <&out_hi>;
38 ste,config = <&slpm_in_wkup_pdis>;
43 ste,config = <&slpm_out_hi_wkup_pdis>;
48 ste,config = <&slpm_out_wkup_pdis>;
61 ste,config = <&in_pu>;
66 ste,config = <&out_hi>;
73 ste,config = <&slpm_in_wkup_pdis>;
78 ste,config = <&slpm_out_wkup_pdis>;
91 ste,config = <&in_pu>;
[all …]
Dste-ccu8540-pinctrl.dtsi27 ste,config = <&in_pu>;
32 ste,config = <&out_hi>;
39 ste,config = <&slpm_in_pu>;
44 ste,config = <&slpm_out_hi>;
58 ste,config = <&in_pu>;
63 ste,config = <&out_hi>;
70 ste,config = <&slpm_in_pu>;
75 ste,config = <&slpm_out_hi>;
91 ste,config = <&in_pu>;
98 ste,config = <&slpm_in_pu>;
[all …]
/arch/score/
DKconfig4 config SCORE
24 config ARCH_SCORE7
28 config MACH_SPCT6600
32 config SCORE_SIM
39 config NO_DMA
43 config RWSEM_GENERIC_SPINLOCK
46 config GENERIC_HWEIGHT
49 config GENERIC_CALIBRATE_DELAY
54 config 32BIT
57 config ARCH_FLATMEM_ENABLE
[all …]
/arch/mips/mm/
Dc-tx39.c46 unsigned long flags, config; in tx39h_flush_icache_all() local
50 config = read_c0_conf(); in tx39h_flush_icache_all()
51 write_c0_conf(config & ~TX39_CONF_ICE); in tx39h_flush_icache_all()
54 write_c0_conf(config); in tx39h_flush_icache_all()
87 unsigned long flags, config; in tx39_blast_icache_page() local
90 config = read_c0_conf(); in tx39_blast_icache_page()
91 write_c0_conf(config & ~TX39_CONF_ICE); in tx39_blast_icache_page()
94 write_c0_conf(config); in tx39_blast_icache_page()
100 unsigned long flags, config; in tx39_blast_icache_page_indexed() local
103 config = read_c0_conf(); in tx39_blast_icache_page_indexed()
[all …]
/arch/arm/mach-pxa/
DKconfig7 config MACH_PXA25X_DT
18 config MACH_PXA27X_DT
29 config MACH_PXA3XX_DT
41 config ARCH_LUBBOCK
46 config MACH_MAINSTONE
50 config MACH_ZYLONITE
54 config MACH_ZYLONITE300
60 config MACH_ZYLONITE320
65 config MACH_LITTLETON
71 config MACH_TAVOREVB
[all …]
/arch/mips/ralink/
DKconfig4 config CLKEVT_RT3352
11 config RALINK_ILL_ACC
16 config IRQ_INTC
27 config SOC_RT288X
32 config SOC_RT305X
36 config SOC_RT3883
40 config SOC_MT7620
45 config SOC_MT7621
64 config DTB_RT_NONE
67 config DTB_RT2880_EVAL
[all …]
/arch/arm/mach-shmobile/
DKconfig1 config ARCH_SHMOBILE
4 config PM_RMOBILE
9 config ARCH_RCAR_GEN1
16 config ARCH_RCAR_GEN2
23 config ARCH_RMOBILE
47 config ARCH_EMEV2
51 config ARCH_R7S72100
58 config ARCH_R8A73A4
64 config ARCH_R8A7740
69 config ARCH_R8A7743
[all …]
/arch/unicore32/
DKconfig2 config UNICORE32
28 config GENERIC_CSUM
31 config NO_IOPORT_MAP
34 config STACKTRACE_SUPPORT
37 config LOCKDEP_SUPPORT
40 config RWSEM_GENERIC_SPINLOCK
43 config RWSEM_XCHGADD_ALGORITHM
46 config ARCH_HAS_ILOG2_U32
49 config ARCH_HAS_ILOG2_U64
52 config GENERIC_HWEIGHT
[all …]
/arch/mips/txx9/
DKconfig2 config MACH_TX39XX
7 config MACH_TX49XX
16 config MACH_TXX9
26 config TOSHIBA_JMR3927
31 config TOSHIBA_RBTX4927
41 config TOSHIBA_RBTX4938
49 config TOSHIBA_RBTX4939
58 config SOC_TX3927
66 config SOC_TX4927
76 config SOC_TX4938
[all …]
/arch/x86/events/intel/
Duncore_nhmex.c213 u64 config; in nhmex_uncore_msr_disable_box() local
216 rdmsrl(msr, config); in nhmex_uncore_msr_disable_box()
217 config &= ~((1ULL << uncore_num_counters(box)) - 1); in nhmex_uncore_msr_disable_box()
220 config &= ~NHMEX_W_PMON_GLOBAL_FIXED_EN; in nhmex_uncore_msr_disable_box()
221 wrmsrl(msr, config); in nhmex_uncore_msr_disable_box()
228 u64 config; in nhmex_uncore_msr_enable_box() local
231 rdmsrl(msr, config); in nhmex_uncore_msr_enable_box()
232 config |= (1ULL << uncore_num_counters(box)) - 1; in nhmex_uncore_msr_enable_box()
235 config |= NHMEX_W_PMON_GLOBAL_FIXED_EN; in nhmex_uncore_msr_enable_box()
236 wrmsrl(msr, config); in nhmex_uncore_msr_enable_box()
[all …]
/arch/hexagon/
DKconfig5 config HEXAGON
34 config HEXAGON_PHYS_OFFSET
39 config FRAME_POINTER
42 config LOCKDEP_SUPPORT
45 config PCI
48 config EARLY_PRINTK
51 config MMU
54 config TRACE_IRQFLAGS_SUPPORT
57 config GENERIC_CSUM
63 config GENERIC_IRQ_PROBE
[all …]
/arch/metag/mm/
DKconfig4 config PAGE_OFFSET
12 config KERNEL_4M_PAGES
23 config PAGE_SIZE_4K
28 config PAGE_SIZE_8K
34 config PAGE_SIZE_16K
42 config NUMA
52 config FORCE_MAX_ZONEORDER
64 This config option is actually maximum order plus one. For example,
70 config METAG_L2C
81 config NODES_SHIFT
[all …]

12345678910>>...24