Home
last modified time | relevance | path

Searched refs:ppmu (Results 1 – 13 of 13) sorted by relevance

/arch/arm/boot/dts/
Dexynos4412-ppmu-common.dtsi16 ppmu_dmc0_3: ppmu-event3-dmc0 {
17 event-name = "ppmu-event3-dmc0";
26 ppmu_dmc1_3: ppmu-event3-dmc1 {
27 event-name = "ppmu-event3-dmc1";
36 ppmu_leftbus_3: ppmu-event3-leftbus {
37 event-name = "ppmu-event3-leftbus";
46 ppmu_rightbus_3: ppmu-event3-rightbus {
47 event-name = "ppmu-event3-rightbus";
Dexynos4.dtsi784 compatible = "samsung,exynos-ppmu";
787 clock-names = "ppmu";
792 compatible = "samsung,exynos-ppmu";
795 clock-names = "ppmu";
800 compatible = "samsung,exynos-ppmu";
803 clock-names = "ppmu";
808 compatible = "samsung,exynos-ppmu";
814 compatible = "samsung,exynos-ppmu";
817 clock-names = "ppmu";
822 compatible = "samsung,exynos-ppmu";
[all …]
Dexynos3250.dtsi682 compatible = "samsung,exynos-ppmu";
688 compatible = "samsung,exynos-ppmu";
694 compatible = "samsung,exynos-ppmu";
700 compatible = "samsung,exynos-ppmu";
703 clock-names = "ppmu";
708 compatible = "samsung,exynos-ppmu";
711 clock-names = "ppmu";
716 compatible = "samsung,exynos-ppmu";
719 clock-names = "ppmu";
724 compatible = "samsung,exynos-ppmu";
[all …]
Dexynos4210.dtsi252 compatible = "samsung,exynos-ppmu";
255 clock-names = "ppmu";
Dexynos4412-itop-scp-core.dtsi20 #include "exynos4412-ppmu-common.dtsi"
Dexynos4412-odroid-common.dtsi14 #include "exynos4412-ppmu-common.dtsi"
Dexynos3250-monk.dts17 #include "exynos4412-ppmu-common.dtsi"
Dexynos3250-rinato.dts17 #include "exynos4412-ppmu-common.dtsi"
Dexynos4412-trats2.dts17 #include "exynos4412-ppmu-common.dtsi"
/arch/powerpc/perf/
Dcore-book3s.c65 static struct power_pmu *ppmu; variable
160 if ((ppmu->flags & PPMU_HAS_SSLOT) && (mmcra & MMCRA_SAMPLE_ENABLE)) { in perf_ip_adjust()
182 if (ppmu->flags & PPMU_HAS_SIER) in perf_get_data_addr()
187 if (ppmu->flags & PPMU_SIAR_VALID) in perf_get_data_addr()
189 else if (ppmu->flags & PPMU_ALT_SIPR) in perf_get_data_addr()
191 else if (ppmu->flags & PPMU_NO_SIAR) in perf_get_data_addr()
207 if (ppmu->flags & PPMU_HAS_SIER) in regs_sihv()
210 if (ppmu->flags & PPMU_ALT_SIPR) in regs_sihv()
220 if (ppmu->flags & PPMU_HAS_SIER) in regs_sipr()
223 if (ppmu->flags & PPMU_ALT_SIPR) in regs_sipr()
[all …]
Dcore-fsl-emb.c31 static struct fsl_emb_pmu *ppmu; variable
297 int num_counters = ppmu->n_counter; in fsl_emb_pmu_add()
305 num_counters = ppmu->n_restricted; in fsl_emb_pmu_add()
464 if (!ppmu->cache_events) in hw_perf_cache_event()
477 ev = (*ppmu->cache_events)[type][op][result]; in hw_perf_cache_event()
495 if (ppmu->n_counter > MAX_HWEVENTS) { in fsl_emb_pmu_event_init()
497 ppmu->n_counter, MAX_HWEVENTS); in fsl_emb_pmu_event_init()
498 ppmu->n_counter = MAX_HWEVENTS; in fsl_emb_pmu_event_init()
504 if (ev >= ppmu->n_generic || ppmu->generic_events[ev] == 0) in fsl_emb_pmu_event_init()
506 ev = ppmu->generic_events[ev]; in fsl_emb_pmu_event_init()
[all …]
/arch/arm64/boot/dts/exynos/
Dexynos5433.dtsi602 ppmu_d0_cpu: ppmu@10480000 {
603 compatible = "samsung,exynos-ppmu-v2";
608 ppmu_d0_general: ppmu@10490000 {
609 compatible = "samsung,exynos-ppmu-v2";
614 ppmu_d1_cpu: ppmu@104b0000 {
615 compatible = "samsung,exynos-ppmu-v2";
620 ppmu_d1_general: ppmu@104c0000 {
621 compatible = "samsung,exynos-ppmu-v2";
Dexynos5433-tm2-common.dtsi870 ppmu_event0_d0_general: ppmu-event0-d0-general {
871 event-name = "ppmu-event0-d0-general";
879 ppmu_event0_d1_general: ppmu-event0-d1-general {
880 event-name = "ppmu-event0-d1-general";