Home
last modified time | relevance | path

Searched refs:readl (Results 1 – 25 of 187) sorted by relevance

12345678

/arch/unicore32/kernel/
Dtime.c29 writel(readl(OST_OIER) & ~OST_OIER_E0, OST_OIER); in puv3_ost0_interrupt()
30 writel(readl(OST_OSSR) & ~OST_OSSR_M0, OST_OSSR); in puv3_ost0_interrupt()
41 writel(readl(OST_OIER) | OST_OIER_E0, OST_OIER); in puv3_osmr0_set_next_event()
42 next = readl(OST_OSCR) + delta; in puv3_osmr0_set_next_event()
44 oscr = readl(OST_OSCR); in puv3_osmr0_set_next_event()
51 writel(readl(OST_OIER) & ~OST_OIER_E0, OST_OIER); in puv3_osmr0_shutdown()
52 writel(readl(OST_OSSR) & ~OST_OSSR_M0, OST_OSSR); in puv3_osmr0_shutdown()
67 return readl(OST_OSCR); in puv3_read_oscr()
111 osmr[0] = readl(OST_OSMR0); in puv3_timer_suspend()
112 osmr[1] = readl(OST_OSMR1); in puv3_timer_suspend()
[all …]
Dirq.c84 writel(readl(INTC_ICMR) & ~(1 << d->irq), INTC_ICMR); in puv3_low_gpio_mask()
89 writel(readl(INTC_ICMR) | (1 << d->irq), INTC_ICMR); in puv3_low_gpio_unmask()
95 writel(readl(PM_PWER) | (1 << d->irq), PM_PWER); in puv3_low_gpio_wake()
97 writel(readl(PM_PWER) & ~(1 << d->irq), PM_PWER); in puv3_low_gpio_wake()
119 mask = readl(GPIO_GEDR); in puv3_gpio_handler()
134 mask = readl(GPIO_GEDR); in puv3_gpio_handler()
156 writel(readl(GPIO_GRER) & ~mask, GPIO_GRER); in puv3_high_gpio_mask()
157 writel(readl(GPIO_GFER) & ~mask, GPIO_GFER); in puv3_high_gpio_mask()
173 writel(readl(PM_PWER) | PM_PWER_GPIOHIGH, PM_PWER); in puv3_high_gpio_wake()
175 writel(readl(PM_PWER) & ~PM_PWER_GPIOHIGH, PM_PWER); in puv3_high_gpio_wake()
[all …]
Dclock.c156 if (readl(PM_PLLVGACFG) == pll_vgacfg) in clk_set_rate()
163 while ((readl(PM_PLLDFCDONE) & PM_PLLDFCDONE_VGADFC) in clk_set_rate()
168 writel(readl(PM_PCGR) | PM_PCGR_VGACLK, PM_PCGR); in clk_set_rate()
170 writel((readl(PM_DIVCFG) & ~PM_DIVCFG_VGACLK_MASK) in clk_set_rate()
173 writel(readl(PM_SWRESET) | PM_SWRESET_VGADIV, PM_SWRESET); in clk_set_rate()
174 while ((readl(PM_SWRESET) & PM_SWRESET_VGADIV) in clk_set_rate()
178 writel(readl(PM_PCGR) & ~PM_PCGR_VGACLK, PM_PCGR); in clk_set_rate()
182 u32 pll_rate, divstatus = readl(PM_DIVSTATUS); in clk_set_rate()
207 while ((readl(PM_PLLDFCDONE) & PM_PLLDFCDONE_SYSDFC) in clk_set_rate()
328 u32 pllrate, divstatus = readl(PM_DIVSTATUS); in clk_init()
[all …]
/arch/arm/mach-dove/
Dmpp.c63 readl(DOVE_MPP_CTRL4_VIRT_BASE)); in dove_mpp_dump_regs()
66 readl(DOVE_PMU_MPP_GENERAL_CTRL)); in dove_mpp_dump_regs()
68 pr_debug("MPP_GENERAL: %08x\n", readl(DOVE_MPP_GENERAL_VIRT_BASE)); in dove_mpp_dump_regs()
73 u32 mpp_gen_cfg = readl(DOVE_MPP_GENERAL_VIRT_BASE); in dove_mpp_cfg_nfc()
84 u32 mpp_ctrl4 = readl(DOVE_MPP_CTRL4_VIRT_BASE); in dove_mpp_cfg_au1()
85 u32 ssp_ctrl1 = readl(DOVE_SSP_CTRL_STATUS_1); in dove_mpp_cfg_au1()
86 u32 mpp_gen_ctrl = readl(DOVE_MPP_GENERAL_VIRT_BASE); in dove_mpp_cfg_au1()
87 u32 global_cfg_2 = readl(DOVE_GLOBAL_CONFIG_2); in dove_mpp_cfg_au1()
124 u32 mpp_ctrl4 = readl(DOVE_MPP_CTRL4_VIRT_BASE); in dove_mpp_conf_grp()
/arch/arm/mach-pxa/include/mach/
Dmtd-xip.h24 #define xip_irqpending() (readl(ICIP) & readl(ICMR))
27 #define xip_currtime() readl(OSCR)
28 #define xip_elapsed_since(x) (signed)((readl(OSCR) - (x)) / 4)
/arch/arm/mach-clps711x/
Dboard-dt.c52 id[0] = readl(CLPS711X_VIRT_BASE + UNIQID); in clps711x_init()
53 id[1] = readl(CLPS711X_VIRT_BASE + RANDID0); in clps711x_init()
54 id[2] = readl(CLPS711X_VIRT_BASE + RANDID1); in clps711x_init()
55 id[3] = readl(CLPS711X_VIRT_BASE + RANDID2); in clps711x_init()
56 id[4] = readl(CLPS711X_VIRT_BASE + RANDID3); in clps711x_init()
57 system_rev = SYSFLG1_VERID(readl(CLPS711X_VIRT_BASE + SYSFLG1)); in clps711x_init()
/arch/arm/plat-orion/
Dtime.c67 return ~readl(timer_base + TIMER0_VAL_OFF); in orion_read_sched_clock()
89 u = readl(bridge_base + BRIDGE_MASK_OFF); in orion_clkevt_next_event()
101 u = readl(timer_base + TIMER_CTRL_OFF); in orion_clkevt_next_event()
118 u = readl(timer_base + TIMER_CTRL_OFF); in orion_clkevt_shutdown()
122 u = readl(bridge_base + BRIDGE_MASK_OFF); in orion_clkevt_shutdown()
145 u = readl(bridge_base + BRIDGE_MASK_OFF); in orion_clkevt_set_periodic()
149 u = readl(timer_base + TIMER_CTRL_OFF); in orion_clkevt_set_periodic()
194 return ~readl(timer_base + TIMER0_VAL_OFF); in orion_delay_timer_read()
229 u = readl(bridge_base + BRIDGE_MASK_OFF); in orion_time_init()
231 u = readl(timer_base + TIMER_CTRL_OFF); in orion_time_init()
Dpcie.c57 return readl(base + PCIE_DEV_ID_OFF) >> 16; in orion_pcie_dev_id()
62 return readl(base + PCIE_DEV_REV_OFF) & 0xff; in orion_pcie_rev()
67 return !(readl(base + PCIE_STAT_OFF) & PCIE_STAT_LINK_DOWN); in orion_pcie_link_up()
72 return !(readl(base + PCIE_CTRL_OFF) & PCIE_CTRL_X1_MODE); in orion_pcie_x4_mode()
77 u32 stat = readl(base + PCIE_STAT_OFF); in orion_pcie_get_local_bus_nr()
86 stat = readl(base + PCIE_STAT_OFF); in orion_pcie_set_local_bus_nr()
103 reg = readl(base + PCIE_DEBUG_CTRL); in orion_pcie_reset()
203 mask = readl(base + PCIE_MASK_OFF); in orion_pcie_setup()
217 *val = readl(base + PCIE_CONF_DATA_OFF); in orion_pcie_rd_conf()
236 *val = readl(base + PCIE_CONF_DATA_OFF); in orion_pcie_rd_conf_tlp()
[all …]
Dgpio.c100 u = readl(GPIO_IO_CONF(ochip)); in __set_direction()
112 u = readl(GPIO_OUT(ochip)); in __set_level()
125 u = readl(GPIO_BLINK_EN(ochip)); in __set_blinking()
186 if (readl(GPIO_IO_CONF(ochip)) & (1 << pin)) { in orion_gpio_get()
187 val = readl(GPIO_DATA_IN(ochip)) ^ readl(GPIO_IN_POL(ochip)); in orion_gpio_get()
189 val = readl(GPIO_OUT(ochip)); in orion_gpio_get()
361 u = readl(GPIO_IO_CONF(ochip)) & (1 << pin); in gpio_irq_set_type()
379 u = readl(GPIO_IN_POL(ochip)); in gpio_irq_set_type()
383 u = readl(GPIO_IN_POL(ochip)); in gpio_irq_set_type()
389 v = readl(GPIO_IN_POL(ochip)) ^ readl(GPIO_DATA_IN(ochip)); in gpio_irq_set_type()
[all …]
/arch/arm/mach-netx/include/mach/
Dpfifo.h32 return readl(NETX_PFIFO_BASE(no)); in pfifo_pop()
38 return readl(NETX_PFIFO_FILL_LEVEL(no)); in pfifo_fill_level()
43 return readl(NETX_PFIFO_FULL) & (1<<no) ? 1 : 0; in pfifo_full()
48 return readl(NETX_PFIFO_EMPTY) & (1<<no) ? 1 : 0; in pfifo_empty()
/arch/mips/include/asm/mach-ar7/
Dar7.h124 return (readl((void *)KSEG1ADDR(AR7_REGS_GPIO + 0x24)) & 0xffff) == in ar7_is_titan()
130 return ar7_is_titan() ? AR7_CHIP_TITAN : (readl((void *) in ar7_chip_id()
136 unsigned int val = readl((void *)KSEG1ADDR(AR7_REGS_GPIO + in titan_chip_id()
143 return (readl((void *)KSEG1ADDR(AR7_REGS_GPIO + (ar7_is_titan() ? 0x24 : in ar7_chip_rev()
171 writel(readl(reset_reg) | (1 << bit), reset_reg); in ar7_device_enable()
179 writel(readl(reset_reg) & ~(1 << bit), reset_reg); in ar7_device_disable()
192 writel(readl(power_reg) | (1 << bit), power_reg); in ar7_device_on()
199 writel(readl(power_reg) & ~(1 << bit), power_reg); in ar7_device_off()
/arch/mips/ar7/
Dgpio.c40 return !!(readl(gpio_in) & (1 << gpio)); in ar7_gpio_get_value()
49 return readl(gpio >> 5 ? gpio_in1 : gpio_in0) & (1 << (gpio & 0x1f)); in titan_gpio_get_value()
59 tmp = readl(gpio_out) & ~(1 << gpio); in ar7_gpio_set_value()
73 tmp = readl(gpio >> 5 ? gpio_out1 : gpio_out0) & ~(1 << (gpio & 0x1f)); in titan_gpio_set_value()
84 writel(readl(gpio_dir) | (1 << gpio), gpio_dir); in ar7_gpio_direction_input()
98 writel(readl(gpio >> 5 ? gpio_dir1 : gpio_dir0) | (1 << (gpio & 0x1f)), in titan_gpio_direction_input()
110 writel(readl(gpio_dir) & ~(1 << gpio), gpio_dir); in ar7_gpio_direction_output()
126 writel(readl(gpio >> 5 ? gpio_dir1 : gpio_dir0) & ~(1 << in titan_gpio_direction_output()
160 writel(readl(gpio_en) | (1 << gpio), gpio_en); in ar7_gpio_enable_ar7()
170 writel(readl(gpio >> 5 ? gpio_en1 : gpio_en0) | (1 << (gpio & 0x1f)), in ar7_gpio_enable_titan()
[all …]
Dclock.c160 didr1 = readl((void *)KSEG1ADDR(AR7_REGS_GPIO + 0x18)); in tnetd7300_dsp_clock()
161 didr2 = readl((void *)KSEG1ADDR(AR7_REGS_GPIO + 0x1c)); in tnetd7300_dsp_clock()
177 u32 ctrl = readl(&clock->ctrl); in tnetd7300_get_clock()
178 u32 pll = readl(&clock->pll); in tnetd7300_get_clock()
244 while (readl(&clock->pll) & PLL_STATUS) in tnetd7300_set_clock()
286 while (readl(&clock->status) & 0x1) in tnetd7200_set_clock()
291 writel(readl(&clock->cmden) | 1, &clock->cmden); in tnetd7200_set_clock()
292 writel(readl(&clock->cmd) | 1, &clock->cmd); in tnetd7200_set_clock()
294 while (readl(&clock->status) & 0x1) in tnetd7200_set_clock()
299 writel(readl(&clock->cmden) | 1, &clock->cmden); in tnetd7200_set_clock()
[all …]
/arch/arm/mach-s3c64xx/
Dsetup-usb-phy.c29 writel(readl(S3C64XX_OTHERS) | S3C64XX_OTHERS_USBMASK, S3C64XX_OTHERS); in s3c_usb_otgphy_init()
32 phyclk = readl(S3C_PHYCLK) & ~S3C_PHYCLK_CLKSEL_MASK; in s3c_usb_otgphy_init()
55 writel((readl(S3C_PHYPWR) & ~S3C_PHYPWR_NORMAL_MASK), S3C_PHYPWR); in s3c_usb_otgphy_init()
69 writel((readl(S3C_PHYPWR) | S3C_PHYPWR_ANALOG_POWERDOWN | in s3c_usb_otgphy_exit()
72 writel(readl(S3C64XX_OTHERS) & ~S3C64XX_OTHERS_USBMASK, S3C64XX_OTHERS); in s3c_usb_otgphy_exit()
/arch/arm/mach-ux500/
Dpm.c51 u32 val = readl(PRCM_A9_MASK_REQ); in prcmu_gic_decouple()
58 readl(PRCM_A9_MASK_REQ); in prcmu_gic_decouple()
69 u32 val = readl(PRCM_A9_MASK_REQ); in prcmu_gic_recouple()
119 it = readl(PRCM_ARMITVAL31TO0 + i * 4); in prcmu_pending_irq()
120 im = readl(PRCM_ARMITMSK31TO0 + i * 4); in prcmu_pending_irq()
136 return readl(PRCM_ARM_WFI_STANDBY) & in prcmu_is_cpu_in_wfi()
/arch/arm/mach-mvebu/
Dpmsu.c215 reg = readl(pmsu_mp_base + L2C_NFABRIC_PM_CTL); in mvebu_v7_pmsu_enable_l2_powerdown_onidle()
240 reg = readl(pmsu_mp_base + PMSU_STATUS_AND_MASK(hw_cpu)); in mvebu_v7_pmsu_idle_prepare()
249 reg = readl(pmsu_mp_base + PMSU_CONTROL_AND_CONFIG(hw_cpu)); in mvebu_v7_pmsu_idle_prepare()
260 reg = readl(pmsu_mp_base + PMSU_CPU_POWER_DOWN_CONTROL(hw_cpu)); in mvebu_v7_pmsu_idle_prepare()
349 reg = readl(pmsu_mp_base + PMSU_CONTROL_AND_CONFIG(hw_cpu)); in mvebu_v7_pmsu_idle_exit()
354 reg = readl(pmsu_mp_base + PMSU_STATUS_AND_MASK(hw_cpu)); in mvebu_v7_pmsu_idle_exit()
452 reg = readl(mpsoc_base + MPCORE_RESET_CTL); in armada_38x_cpuidle_init()
459 reg = readl(pmsu_mp_base + PMSU_POWERDOWN_DELAY); in armada_38x_cpuidle_init()
546 reg = readl(pmsu_mp_base + PMSU_STATUS_AND_MASK(cpu)); in mvebu_pmsu_dfs_request_local()
553 reg = readl(pmsu_mp_base + PMSU_CONTROL_AND_CONFIG(cpu)); in mvebu_pmsu_dfs_request_local()
[all …]
/arch/arm/mach-netx/
Dgeneric.c77 stat = ((readl(NETX_DPMAS_INT_EN) & in netx_hif_demux_handler()
78 readl(NETX_DPMAS_INT_STAT)) >> 24) & 0x1f; in netx_hif_demux_handler()
95 val = readl(NETX_DPMAS_IF_CONF1); in netx_hif_irq_type()
129 val = readl(NETX_DPMAS_INT_EN); in netx_hif_ack_irq()
142 val = readl(NETX_DPMAS_INT_EN); in netx_hif_mask_irq()
154 val = readl(NETX_DPMAS_INT_EN); in netx_hif_unmask_irq()
/arch/arm/mach-cns3xxx/
Dcore.c104 clkctrl = readl(pm_base + PM_SYS_CLK_CTRL_OFFSET); in cns3xxx_power_off()
124 unsigned long ctrl = readl(cns3xxx_tmr1 + TIMER1_2_CONTROL_OFFSET); in cns3xxx_set_oneshot()
134 unsigned long ctrl = readl(cns3xxx_tmr1 + TIMER1_2_CONTROL_OFFSET); in cns3xxx_set_periodic()
148 unsigned long ctrl = readl(cns3xxx_tmr1 + TIMER1_2_CONTROL_OFFSET); in cns3xxx_timer_set_next_event()
187 val = readl(stat); in cns3xxx_timer_interrupt()
226 irq_mask = readl(cns3xxx_tmr1 + TIMER1_2_INTERRUPT_MASK_OFFSET); in __cns3xxx_timer_init()
232 val = readl(cns3xxx_tmr1 + TIMER1_2_CONTROL_OFFSET); in __cns3xxx_timer_init()
241 irq_mask = readl(cns3xxx_tmr1 + TIMER1_2_INTERRUPT_MASK_OFFSET); in __cns3xxx_timer_init()
246 val = readl(cns3xxx_tmr1 + TIMER1_2_CONTROL_OFFSET); in __cns3xxx_timer_init()
282 val = readl(base + L310_TAG_LATENCY_CTRL); in cns3xxx_l2x0_init()
[all …]
/arch/sparc/kernel/
Debus.c62 val = readl(p->regs + EBDMA_CSR); in __ebus_dma_reset()
77 csr = readl(p->regs + EBDMA_CSR); in ebus_dma_irq()
136 csr = readl(p->regs + EBDMA_CSR); in ebus_dma_irq_enable()
142 csr = readl(p->regs + EBDMA_CSR); in ebus_dma_irq_enable()
163 csr = readl(p->regs + EBDMA_CSR); in ebus_dma_unregister()
186 csr = readl(p->regs + EBDMA_CSR); in ebus_dma_request()
231 return readl(p->regs + EBDMA_COUNT); in ebus_dma_residue()
237 return readl(p->regs + EBDMA_ADDR); in ebus_dma_addr()
247 orig_csr = csr = readl(p->regs + EBDMA_CSR); in ebus_dma_enable()
/arch/arm/mach-sunxi/
Dplatsmp.c90 reg = readl(cpucfg_membase + CPUCFG_GEN_CTRL_REG); in sun6i_smp_boot_secondary()
94 reg = readl(cpucfg_membase + CPUCFG_DBG_CTL1_REG); in sun6i_smp_boot_secondary()
103 reg = readl(prcm_membase + PRCM_CPU_PWROFF_REG); in sun6i_smp_boot_secondary()
111 reg = readl(cpucfg_membase + CPUCFG_DBG_CTL1_REG); in sun6i_smp_boot_secondary()
172 reg = readl(cpucfg_membase + CPUCFG_GEN_CTRL_REG); in sun8i_smp_boot_secondary()
176 reg = readl(prcm_membase + PRCM_CPU_PWROFF_REG); in sun8i_smp_boot_secondary()
/arch/arm/mach-versatile/
Dversatile_dt.c86 return readl(versatile_sys_base + VERSATILE_SYS_MCI_OFFSET) & mask; in mmc_status()
131 val = readl(sys_clcd); in versatile_clcd_disable()
141 ctrl = readl(versatile_ib2_ctrl); in versatile_clcd_disable()
156 val = readl(sys_clcd); in versatile_clcd_enable()
191 ctrl = readl(versatile_ib2_ctrl); in versatile_clcd_enable()
211 val = readl(sys_clcd) & SYS_CLCD_ID_MASK; in versatile_clcd_setup()
292 val = readl(__io_address(VERSATILE_SCTL_BASE)); in versatile_init_early()
311 val = readl(versatile_sys_base + VERSATILE_SYS_PCICTL_OFFSET); in versatile_dt_pci_init()
/arch/arm/mach-mv78xx0/
Dcommon.c54 switch ((readl(SAMPLE_AT_RESET_LOW) >> 5) & 7) { in get_hclk()
72 readl(SAMPLE_AT_RESET_LOW)); in get_hclk()
87 cfg = (readl(SAMPLE_AT_RESET_LOW) >> 8) & 0x3f; in get_pclk_l2clk()
89 cfg = (readl(SAMPLE_AT_RESET_LOW) >> 14) & 0x3f; in get_pclk_l2clk()
112 switch ((readl(SAMPLE_AT_RESET_HIGH) >> 6) & 7) { in get_tclk()
121 readl(SAMPLE_AT_RESET_HIGH)); in get_tclk()
381 return !!(readl(CPU_CONTROL) & L2_WRITETHROUGH); in is_l2_writethrough()
/arch/arm/mach-ep93xx/
Dtimer-ep93xx.c58 ret = readl(EP93XX_TIMER4_VALUE_LOW); in ep93xx_read_sched_clock()
59 ret |= ((u64) (readl(EP93XX_TIMER4_VALUE_HIGH) & 0xff) << 32); in ep93xx_read_sched_clock()
67 ret = readl(EP93XX_TIMER4_VALUE_LOW); in ep93xx_clocksource_read()
68 ret |= ((u64) (readl(EP93XX_TIMER4_VALUE_HIGH) & 0xff) << 32); in ep93xx_clocksource_read()
/arch/x86/kernel/
Dpci-calgary_64.c561 aer = readl(target); in calgary_tce_cache_blast()
566 val = readl(target); in calgary_tce_cache_blast()
584 (void)readl(target); /* flush */ in calgary_tce_cache_blast()
603 val = be32_to_cpu(readl(target)); in calioc2_tce_cache_blast()
621 val = be32_to_cpu(readl(target)); in calioc2_tce_cache_blast()
637 val = be32_to_cpu(readl(target)); in calioc2_tce_cache_blast()
640 val = be32_to_cpu(readl(target)); in calioc2_tce_cache_blast()
651 val = be32_to_cpu(readl(target)); in calioc2_tce_cache_blast()
660 val = be32_to_cpu(readl(target)); in calioc2_tce_cache_blast()
687 low = be32_to_cpu(readl(target)); in calgary_reserve_peripheral_mem_1()
[all …]
/arch/m68k/coldfire/
Dm53xx.c376 if (!(readl(MCF_SDRAMC_SDCR) & MCF_SDRAMC_SDCR_REF)) { in sdramc_init()
433 writel(readl(MCF_SDRAMC_SDCR) | MCF_SDRAMC_SDCR_IPALL, MCF_SDRAMC_SDCR); in sdramc_init()
438 writel(readl(MCF_SDRAMC_SDCR) | MCF_SDRAMC_SDCR_IREF, MCF_SDRAMC_SDCR); in sdramc_init()
439 writel(readl(MCF_SDRAMC_SDCR) | MCF_SDRAMC_SDCR_IREF, MCF_SDRAMC_SDCR); in sdramc_init()
452 writel(readl(MCF_SDRAMC_SDCR) & ~MCF_SDRAMC_SDCR_MODE_EN, in sdramc_init()
509 if (readl(MCF_SDRAMC_SDCR) & MCF_SDRAMC_SDCR_REF) in clock_pll()
511 writel(readl(MCF_SDRAMC_SDCR) & ~MCF_SDRAMC_SDCR_CKE, in clock_pll()
534 if (readl(MCF_SDRAMC_SDCR) & MCF_SDRAMC_SDCR_REF) in clock_pll()
536 writel(readl(MCF_SDRAMC_SDCR) | MCF_SDRAMC_SDCR_CKE, in clock_pll()

12345678