Home
last modified time | relevance | path

Searched refs:CACHE_FLUSH_AND_INV_TS_EVENT (Results 1 – 17 of 17) sorted by relevance

/drivers/gpu/drm/amd/amdkfd/
Dkfd_pm4_headers.h152 CACHE_FLUSH_AND_INV_TS_EVENT = 0x00000014 enumerator
Dkfd_pm4_headers_vi.h507 CACHE_FLUSH_AND_INV_TS_EVENT = 0x00000014 enumerator
Dkfd_dbgdev.c132 rm_packet->bitfields2.event_type = CACHE_FLUSH_AND_INV_TS_EVENT; in dbgdev_diq_submit_ib()
/drivers/gpu/drm/msm/adreno/
Dadreno_pm4.xml.h63 CACHE_FLUSH_AND_INV_TS_EVENT = 20, enumerator
/drivers/gpu/drm/radeon/
Dsid.h1390 # define CACHE_FLUSH_AND_INV_TS_EVENT (20 << 0) macro
Dcikd.h1581 # define CACHE_FLUSH_AND_INV_TS_EVENT (20 << 0) macro
Dcik.c3577 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in cik_fence_gfx_ring_emit()
3589 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in cik_fence_gfx_ring_emit()
3616 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in cik_fence_compute_ring_emit()
Dsi.c3390 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | EVENT_INDEX(5)); in si_fence_ring_emit()
/drivers/gpu/drm/amd/amdgpu/
Dsid.h1454 # define CACHE_FLUSH_AND_INV_TS_EVENT (20 << 0) macro
Dgfx_v7_0.c2172 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v7_0_ring_emit_fence_gfx()
2184 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v7_0_ring_emit_fence_gfx()
2213 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v7_0_ring_emit_fence_compute()
Dgfx_v8_0.c6234 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v8_0_ring_emit_fence_gfx()
6334 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v8_0_ring_emit_fence_compute()
Dgfx_v6_0.c1866 amdgpu_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | EVENT_INDEX(5)); in gfx_v6_0_ring_emit_fence()
Dgfx_v9_0.c3582 EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) | in gfx_v9_0_ring_emit_fence()
/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_7_2_enum.h4794 CACHE_FLUSH_AND_INV_TS_EVENT = 0x14, enumerator
Dgfx_8_0_enum.h5277 CACHE_FLUSH_AND_INV_TS_EVENT = 0x14, enumerator
Dgfx_8_1_enum.h5346 CACHE_FLUSH_AND_INV_TS_EVENT = 0x14, enumerator
/drivers/gpu/drm/amd/include/asic_reg/vega10/
Dvega10_enum.h15465 CACHE_FLUSH_AND_INV_TS_EVENT = 0x00000014, enumerator