Home
last modified time | relevance | path

Searched refs:dma_width (Results 1 – 17 of 17) sorted by relevance

/drivers/spi/
Dspi-dw-mid.c126 static enum dma_slave_buswidth convert_dma_width(u32 dma_width) { in convert_dma_width() argument
127 if (dma_width == 1) in convert_dma_width()
129 else if (dma_width == 2) in convert_dma_width()
162 txconf.dst_addr_width = convert_dma_width(dws->dma_width); in dw_spi_dma_prepare_tx()
208 rxconf.src_addr_width = convert_dma_width(dws->dma_width); in dw_spi_dma_prepare_rx()
Dspi-bfin5xx.c560 u16 cr, cr_width = 0, dma_width, dma_config; in bfin_spi_pump_transfers() local
690 dma_width = WDSIZE_16; in bfin_spi_pump_transfers()
693 dma_width = WDSIZE_8; in bfin_spi_pump_transfers()
707 (DMAFLOW_AUTO | RESTART | dma_width | DI_EN); in bfin_spi_pump_transfers()
725 dma_config = (RESTART | dma_width | DI_EN); in bfin_spi_pump_transfers()
Dspi-pic32.c365 static int pic32_spi_dma_config(struct pic32_spi *pic32s, u32 dma_width) in pic32_spi_dma_config() argument
377 cfg.src_addr_width = dma_width; in pic32_spi_dma_config()
378 cfg.dst_addr_width = dma_width; in pic32_spi_dma_config()
Dspi-dw.h125 u32 dma_width; member
Dspi-dw.c322 dws->dma_width = 1; in dw_spi_transfer_one()
325 dws->dma_width = 2; in dw_spi_transfer_one()
/drivers/net/ethernet/synopsys/
Ddwc-xlgmac-common.c97 DMA_BIT_MASK(pdata->hw_feat.dma_width)); in xlgmac_init()
436 hw_feat->dma_width = XLGMAC_GET_REG_BITS(mac_hfr1, in xlgmac_get_all_hw_features()
500 switch (hw_feat->dma_width) { in xlgmac_get_all_hw_features()
502 hw_feat->dma_width = 32; in xlgmac_get_all_hw_features()
505 hw_feat->dma_width = 40; in xlgmac_get_all_hw_features()
508 hw_feat->dma_width = 48; in xlgmac_get_all_hw_features()
511 hw_feat->dma_width = 32; in xlgmac_get_all_hw_features()
664 pdata->hw_feat.dma_width); in xlgmac_print_all_hw_features()
Ddwc-xlgmac.h518 unsigned int dma_width; /* DMA width */ member
/drivers/net/ethernet/sfc/falcon/
Dnic.c490 if (desc[index].dma_width) { in ef4_nic_update_stats()
494 switch (desc[index].dma_width) { in ef4_nic_update_stats()
Dnet_driver.h623 u16 dma_width; member
/drivers/net/ethernet/sfc/
Dnic.c497 if (desc[index].dma_width) { in efx_nic_update_stats()
501 switch (desc[index].dma_width) { in efx_nic_update_stats()
Dnet_driver.h674 u16 dma_width; member
Dptp.c378 if (efx_ptp_stat_desc[i].dma_width) in efx_ptp_update_stats()
/drivers/net/ethernet/amd/xgbe/
Dxgbe-drv.c768 hw_feat->dma_width = XGMAC_GET_BITS(mac_hfr1, MAC_HWF1R, ADDR64); in xgbe_get_all_hw_features()
804 switch (hw_feat->dma_width) { in xgbe_get_all_hw_features()
806 hw_feat->dma_width = 32; in xgbe_get_all_hw_features()
809 hw_feat->dma_width = 40; in xgbe_get_all_hw_features()
812 hw_feat->dma_width = 48; in xgbe_get_all_hw_features()
815 hw_feat->dma_width = 32; in xgbe_get_all_hw_features()
876 hw_feat->dma_width); in xgbe_get_all_hw_features()
Dxgbe-main.c295 DMA_BIT_MASK(pdata->hw_feat.dma_width)); in xgbe_config_netdev()
Dxgbe.h966 unsigned int dma_width; /* DMA width */ member
/drivers/net/ethernet/amazon/ena/
Dena_netdev.c2443 int dma_width; in ena_device_init() local
2470 dma_width = ena_com_get_dma_width(ena_dev); in ena_device_init()
2471 if (dma_width < 0) { in ena_device_init()
2472 dev_err(dev, "Invalid dma width value %d", dma_width); in ena_device_init()
2473 rc = dma_width; in ena_device_init()
2477 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(dma_width)); in ena_device_init()
2483 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(dma_width)); in ena_device_init()
/drivers/media/pci/tw686x/
Dtw686x-video.c680 u32 val, dma_width, dma_height, dma_line_width; in tw686x_set_format() local
732 dma_width = (vc->width * 2) & 0x7ff; in tw686x_set_format()
735 val = (dma_height << 22) | (dma_line_width << 11) | dma_width; in tw686x_set_format()