Home
last modified time | relevance | path

Searched refs:status_page (Results 1 – 11 of 11) sorted by relevance

/drivers/gpu/drm/i915/
Dintel_ringbuffer.h256 struct intel_hw_status_page status_page; member
471 return READ_ONCE(engine->status_page.page_addr[reg]); in intel_read_status_page()
484 clflush(&engine->status_page.page_addr[reg]); in intel_write_status_page()
485 engine->status_page.page_addr[reg] = value; in intel_write_status_page()
486 clflush(&engine->status_page.page_addr[reg]); in intel_write_status_page()
489 WRITE_ONCE(engine->status_page.page_addr[reg], value); in intel_write_status_page()
656 return engine->status_page.ggtt_offset + I915_GEM_HWS_INDEX_ADDR; in intel_hws_seqno_address()
Dintel_ringbuffer.c430 I915_WRITE(mmio, engine->status_page.ggtt_offset); in intel_ring_setup_status_page()
1185 engine->status_page.page_addr = NULL; in cleanup_phys_status_page()
1193 vma = fetch_and_zero(&engine->status_page.vma); in cleanup_status_page()
1253 engine->status_page.vma = vma; in init_status_page()
1254 engine->status_page.ggtt_offset = i915_ggtt_offset(vma); in init_status_page()
1255 engine->status_page.page_addr = memset(vaddr, 0, PAGE_SIZE); in init_status_page()
1279 engine->status_page.page_addr = dev_priv->status_page_dmah->vaddr; in init_phys_status_page()
1280 memset(engine->status_page.page_addr, 0, PAGE_SIZE); in init_phys_status_page()
Dintel_lrc.c1275 engine->status_page.ggtt_offset); in gen8_init_common_ring()
1705 if (engine->status_page.vma) { in intel_logical_ring_cleanup()
1706 i915_gem_object_unpin_map(engine->status_page.vma->obj); in intel_logical_ring_cleanup()
1707 engine->status_page.vma = NULL; in intel_logical_ring_cleanup()
1767 engine->status_page.page_addr = hws + hws_offset; in lrc_setup_hws()
1768 engine->status_page.ggtt_offset = i915_ggtt_offset(vma) + hws_offset; in lrc_setup_hws()
1769 engine->status_page.vma = vma; in lrc_setup_hws()
Di915_guc_submission.c1068 dev_priv->engine[RCS]->status_page.ggtt_offset; in guc_ads_create()
Di915_gpu_error.c1464 engine->status_page.vma); in i915_gem_record_rings()
/drivers/infiniband/hw/cxgb4/
Ddevice.c859 rdev->status_page = (struct t4_dev_status_page *) in c4iw_rdev_open()
861 if (!rdev->status_page) { in c4iw_rdev_open()
865 rdev->status_page->qp_start = rdev->lldi.vr->qp.start; in c4iw_rdev_open()
866 rdev->status_page->qp_size = rdev->lldi.vr->qp.size; in c4iw_rdev_open()
867 rdev->status_page->cq_start = rdev->lldi.vr->cq.start; in c4iw_rdev_open()
868 rdev->status_page->cq_size = rdev->lldi.vr->cq.size; in c4iw_rdev_open()
885 rdev->status_page->db_off = 0; in c4iw_rdev_open()
896 free_page((unsigned long)rdev->status_page); in c4iw_rdev_open()
912 free_page((unsigned long)rdev->status_page); in c4iw_rdev_close()
1281 ctx->dev->rdev.status_page->db_off = 1; in stop_queues()
[all …]
Dprovider.c165 mm->addr = virt_to_phys(rhp->rdev.status_page); in c4iw_alloc_ucontext()
Diw_cxgb4.h183 struct t4_dev_status_page *status_page; member
Dqp.c1063 if (!qhp->rhp->rdev.status_page->db_off) { in c4iw_post_send()
1144 if (!qhp->rhp->rdev.status_page->db_off) { in c4iw_post_receive()
/drivers/infiniband/hw/qib/
Dqib_init.c313 u64 *status_page; in init_pioavailregs() local
329 status_page = (u64 *) in init_pioavailregs()
334 dd->devstatusp = status_page; in init_pioavailregs()
335 *status_page++ = 0; in init_pioavailregs()
337 dd->pport[pidx].statusp = status_page; in init_pioavailregs()
338 *status_page++ = 0; in init_pioavailregs()
345 dd->freezemsg = (char *) status_page; in init_pioavailregs()
348 ret = (char *) status_page - (char *) dd->pioavailregs_dma; in init_pioavailregs()
/drivers/gpu/drm/i915/selftests/
Dmock_engine.c147 engine->base.status_page.page_addr = (void *)(engine + 1); in mock_engine()