• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1/*
2 * Copyright 2015 Endless Mobile, Inc.
3 * Author: Carlo Caione <carlo@endlessm.com>
4 *
5 * This file is dual-licensed: you can use it either under the terms
6 * of the GPL or the X11 license, at your option. Note that this dual
7 * licensing only applies to this file, and not this project as a
8 * whole.
9 *
10 *  a) This library is free software; you can redistribute it and/or
11 *     modify it under the terms of the GNU General Public License as
12 *     published by the Free Software Foundation; either version 2 of the
13 *     License, or (at your option) any later version.
14 *
15 *     This library is distributed in the hope that it will be useful,
16 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
17 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
18 *     GNU General Public License for more details.
19 *
20 *     You should have received a copy of the GNU General Public License
21 *     along with this program. If not, see <http://www.gnu.org/licenses/>.
22 *
23 * Or, alternatively,
24 *
25 *  b) Permission is hereby granted, free of charge, to any person
26 *     obtaining a copy of this software and associated documentation
27 *     files (the "Software"), to deal in the Software without
28 *     restriction, including without limitation the rights to use,
29 *     copy, modify, merge, publish, distribute, sublicense, and/or
30 *     sell copies of the Software, and to permit persons to whom the
31 *     Software is furnished to do so, subject to the following
32 *     conditions:
33 *
34 *     The above copyright notice and this permission notice shall be
35 *     included in all copies or substantial portions of the Software.
36 *
37 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
38 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
39 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
40 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
41 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
42 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
43 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
44 *     OTHER DEALINGS IN THE SOFTWARE.
45 */
46
47#include <dt-bindings/clock/meson8b-clkc.h>
48#include <dt-bindings/gpio/meson8b-gpio.h>
49#include <dt-bindings/reset/amlogic,meson8b-reset.h>
50#include "meson.dtsi"
51
52/ {
53	cpus {
54		#address-cells = <1>;
55		#size-cells = <0>;
56
57		cpu@200 {
58			device_type = "cpu";
59			compatible = "arm,cortex-a5";
60			next-level-cache = <&L2>;
61			reg = <0x200>;
62		};
63
64		cpu@201 {
65			device_type = "cpu";
66			compatible = "arm,cortex-a5";
67			next-level-cache = <&L2>;
68			reg = <0x201>;
69		};
70
71		cpu@202 {
72			device_type = "cpu";
73			compatible = "arm,cortex-a5";
74			next-level-cache = <&L2>;
75			reg = <0x202>;
76		};
77
78		cpu@203 {
79			device_type = "cpu";
80			compatible = "arm,cortex-a5";
81			next-level-cache = <&L2>;
82			reg = <0x203>;
83		};
84	};
85
86	scu@c4300000 {
87		compatible = "arm,cortex-a5-scu";
88		reg = <0xc4300000 0x100>;
89	};
90}; /* end of / */
91
92&aobus {
93	pinctrl_aobus: pinctrl@84 {
94		compatible = "amlogic,meson8b-aobus-pinctrl";
95		reg = <0x84 0xc>;
96		#address-cells = <1>;
97		#size-cells = <1>;
98		ranges;
99
100		gpio_ao: ao-bank@14 {
101			reg = <0x14 0x4>,
102				<0x2c 0x4>,
103				<0x24 0x8>;
104			reg-names = "mux", "pull", "gpio";
105			gpio-controller;
106			#gpio-cells = <2>;
107			gpio-ranges = <&pinctrl_aobus 0 130 16>;
108		};
109
110		uart_ao_a_pins: uart_ao_a {
111			mux {
112				groups = "uart_tx_ao_a", "uart_rx_ao_a";
113				function = "uart_ao";
114			};
115		};
116	};
117};
118
119&cbus {
120	clkc: clock-controller@4000 {
121		#clock-cells = <1>;
122		#reset-cells = <1>;
123		compatible = "amlogic,meson8b-clkc";
124		reg = <0x8000 0x4>, <0x4000 0x400>;
125	};
126
127	reset: reset-controller@4404 {
128		compatible = "amlogic,meson8b-reset";
129		reg = <0x4404 0x20>;
130		#reset-cells = <1>;
131	};
132
133	pwm_ef: pwm@86c0 {
134		compatible = "amlogic,meson8b-pwm";
135		reg = <0x86c0 0x10>;
136		#pwm-cells = <3>;
137		status = "disabled";
138	};
139
140	pinctrl_cbus: pinctrl@9880 {
141		compatible = "amlogic,meson8b-cbus-pinctrl";
142		reg = <0x9880 0x10>;
143		#address-cells = <1>;
144		#size-cells = <1>;
145		ranges;
146
147		gpio: banks@80b0 {
148			reg = <0x80b0 0x28>,
149				<0x80e8 0x18>,
150				<0x8120 0x18>,
151				<0x8030 0x38>;
152			reg-names = "mux", "pull", "pull-enable", "gpio";
153			gpio-controller;
154			#gpio-cells = <2>;
155			gpio-ranges = <&pinctrl_cbus 0 0 130>;
156		};
157	};
158};
159
160&ethmac {
161	clocks = <&clkc CLKID_ETH>;
162	clock-names = "stmmaceth";
163};
164
165&hwrng {
166	compatible = "amlogic,meson8b-rng", "amlogic,meson-rng";
167	clocks = <&clkc CLKID_RNG0>;
168	clock-names = "core";
169};
170
171&L2 {
172	arm,data-latency = <3 3 3>;
173	arm,tag-latency = <2 2 2>;
174	arm,filter-ranges = <0x100000 0xc0000000>;
175};
176
177&pwm_ab {
178	compatible = "amlogic,meson8b-pwm";
179};
180
181&pwm_cd {
182	compatible = "amlogic,meson8b-pwm";
183};
184
185&saradc {
186	compatible = "amlogic,meson8b-saradc", "amlogic,meson-saradc";
187	clocks = <&clkc CLKID_XTAL>,
188		<&clkc CLKID_SAR_ADC>,
189		<&clkc CLKID_SANA>;
190	clock-names = "clkin", "core", "sana";
191};
192
193&uart_AO {
194	clocks = <&clkc CLKID_CLK81>;
195};
196
197&uart_A {
198	clocks = <&clkc CLKID_CLK81>;
199};
200
201&uart_B {
202	clocks = <&clkc CLKID_CLK81>;
203};
204
205&uart_C {
206	clocks = <&clkc CLKID_CLK81>;
207};
208
209&usb0 {
210	compatible = "amlogic,meson8b-usb", "snps,dwc2";
211	clocks = <&clkc CLKID_USB0_DDR_BRIDGE>;
212	clock-names = "otg";
213};
214
215&usb1 {
216	compatible = "amlogic,meson8b-usb", "snps,dwc2";
217	clocks = <&clkc CLKID_USB1_DDR_BRIDGE>;
218	clock-names = "otg";
219};
220
221&usb0_phy {
222	compatible = "amlogic,meson8b-usb2-phy", "amlogic,meson-mx-usb2-phy";
223	clocks = <&clkc CLKID_USB>, <&clkc CLKID_USB0>;
224	clock-names = "usb_general", "usb";
225	resets = <&reset RESET_USB_OTG>;
226};
227
228&usb1_phy {
229	compatible = "amlogic,meson8b-usb2-phy", "amlogic,meson-mx-usb2-phy";
230	clocks = <&clkc CLKID_USB>, <&clkc CLKID_USB1>;
231	clock-names = "usb_general", "usb";
232	resets = <&reset RESET_USB_OTG>;
233};
234
235&wdt {
236	compatible = "amlogic,meson8b-wdt";
237};
238