Home
last modified time | relevance | path

Searched refs:INTC_INTMSKCLR1 (Results 1 – 7 of 7) sorted by relevance

/arch/sh/kernel/cpu/sh4a/
Dsetup-sh7763.c414 #define INTC_INTMSKCLR1 0xffd00068 macro
439 __raw_writel(0x40000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
444 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
449 __raw_writel(0x40000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
454 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
Dsetup-sh7780.c457 #define INTC_INTMSKCLR1 0xffd00068 macro
488 __raw_writel(0x40000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
493 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
498 __raw_writel(0x40000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
503 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
Dsetup-sh7785.c553 #define INTC_INTMSKCLR1 0xffd00068 macro
589 __raw_writel(0x40000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
594 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
599 __raw_writel(0x40000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
604 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
Dsetup-sh7770.c531 #define INTC_INTMSKCLR1 0xffd00068 macro
562 __raw_writel(0x40000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
567 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
572 __raw_writel(0x40000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
577 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
Dsetup-sh7786.c751 #define INTC_INTMSKCLR1 CnINTMSKCLR1 macro
784 __raw_writel(0x40000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
789 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
794 __raw_writel(0x40000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
799 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
Dsetup-sh7757.c1186 #define INTC_INTMSKCLR1 0xffd00068 macro
1222 __raw_writel(0x40000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
1227 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
1232 __raw_writel(0x40000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
1237 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()
Dsetup-sh7734.c589 #define INTC_INTMSKCLR1 0xFF802068 macro
618 __raw_writel(0x80000000, INTC_INTMSKCLR1); in plat_irq_setup_pins()