Home
last modified time | relevance | path

Searched refs:R4600_V1_INDEX_ICACHEOP_WAR (Results 1 – 15 of 15) sorted by relevance

/arch/mips/include/asm/
Dwar.h81 #ifndef R4600_V1_INDEX_ICACHEOP_WAR
82 #error Check setting of R4600_V1_INDEX_ICACHEOP_WAR for your platform
/arch/mips/include/asm/mach-malta/
Dwar.h11 #define R4600_V1_INDEX_ICACHEOP_WAR 0 macro
/arch/mips/include/asm/mach-ip22/
Dwar.h15 #define R4600_V1_INDEX_ICACHEOP_WAR 1 macro
/arch/mips/include/asm/mach-ip32/
Dwar.h11 #define R4600_V1_INDEX_ICACHEOP_WAR 0 macro
/arch/mips/include/asm/mach-ip27/
Dwar.h11 #define R4600_V1_INDEX_ICACHEOP_WAR 0 macro
/arch/mips/include/asm/mach-ip28/
Dwar.h11 #define R4600_V1_INDEX_ICACHEOP_WAR 0 macro
/arch/mips/include/asm/mach-generic/
Dwar.h11 #define R4600_V1_INDEX_ICACHEOP_WAR 0 macro
/arch/mips/include/asm/mach-rc32434/
Dwar.h11 #define R4600_V1_INDEX_ICACHEOP_WAR 0 macro
/arch/mips/include/asm/mach-sead3/
Dwar.h11 #define R4600_V1_INDEX_ICACHEOP_WAR 0 macro
/arch/mips/include/asm/mach-rm/
Dwar.h15 #define R4600_V1_INDEX_ICACHEOP_WAR 0 macro
/arch/mips/include/asm/mach-tx49xx/
Dwar.h11 #define R4600_V1_INDEX_ICACHEOP_WAR 0 macro
/arch/mips/include/asm/mach-cavium-octeon/
Dwar.h12 #define R4600_V1_INDEX_ICACHEOP_WAR 0 macro
/arch/mips/include/asm/mach-pmcs-msp71xx/
Dwar.h11 #define R4600_V1_INDEX_ICACHEOP_WAR 0 macro
/arch/mips/include/asm/mach-sibyte/
Dwar.h11 #define R4600_V1_INDEX_ICACHEOP_WAR 0 macro
/arch/mips/mm/
Dc-r4k.c333 if (R4600_V1_INDEX_ICACHEOP_WAR && cpu_is_r4600_v1_x()) in r4k_blast_icache_page_indexed_setup()
361 if (R4600_V1_INDEX_ICACHEOP_WAR && cpu_is_r4600_v1_x()) in r4k_blast_icache_setup()