Home
last modified time | relevance | path

Searched refs:i2 (Results 1 – 25 of 34) sorted by relevance

12

/arch/arm64/crypto/
Daes-ce.S47 .macro do_enc_Nx, de, mc, k, i0, i1, i2, i3
54 aes\de \i2\().16b, \k\().16b
55 aes\mc \i2\().16b, \i2\().16b
63 .macro round_Nx, enc, k, i0, i1, i2, i3
65 do_enc_Nx e, mc, \k, \i0, \i1, \i2, \i3
67 do_enc_Nx d, imc, \k, \i0, \i1, \i2, \i3
72 .macro fin_round_Nx, de, k, k2, i0, i1, i2, i3
77 aes\de \i2\().16b, \k\().16b
85 eor \i2\().16b, \i2\().16b, \k2\().16b
92 .macro do_block_Nx, enc, rounds, i0, i1, i2, i3
[all …]
/arch/arm64/kvm/
Dsys_regs.h121 const struct sys_reg_desc *i2) in cmp_sys_reg() argument
123 BUG_ON(i1 == i2); in cmp_sys_reg()
126 else if (!i2) in cmp_sys_reg()
128 if (i1->Op0 != i2->Op0) in cmp_sys_reg()
129 return i1->Op0 - i2->Op0; in cmp_sys_reg()
130 if (i1->Op1 != i2->Op1) in cmp_sys_reg()
131 return i1->Op1 - i2->Op1; in cmp_sys_reg()
132 if (i1->CRn != i2->CRn) in cmp_sys_reg()
133 return i1->CRn - i2->CRn; in cmp_sys_reg()
134 if (i1->CRm != i2->CRm) in cmp_sys_reg()
[all …]
Dsys_regs.c1617 const struct sys_reg_desc *i1, *i2, *end1, *end2; in walk_sys_regs() local
1624 i2 = sys_reg_descs; in walk_sys_regs()
1627 BUG_ON(i1 == end1 || i2 == end2); in walk_sys_regs()
1630 while (i1 || i2) { in walk_sys_regs()
1631 int cmp = cmp_sys_reg(i1, i2); in walk_sys_regs()
1642 if (i2->reg) { in walk_sys_regs()
1643 if (!copy_reg_to_user(i2, &uind)) in walk_sys_regs()
1651 if (cmp >= 0 && ++i2 == end2) in walk_sys_regs()
1652 i2 = NULL; in walk_sys_regs()
/arch/arm/kvm/
Dcoproc.h129 const struct coproc_reg *i2) in cmp_reg() argument
131 BUG_ON(i1 == i2); in cmp_reg()
134 else if (!i2) in cmp_reg()
136 if (i1->CRn != i2->CRn) in cmp_reg()
137 return i1->CRn - i2->CRn; in cmp_reg()
138 if (i1->CRm != i2->CRm) in cmp_reg()
139 return i1->CRm - i2->CRm; in cmp_reg()
140 if (i1->Op1 != i2->Op1) in cmp_reg()
141 return i1->Op1 - i2->Op1; in cmp_reg()
142 if (i1->Op2 != i2->Op2) in cmp_reg()
[all …]
Dcoproc.c1135 const struct coproc_reg *i1, *i2, *end1, *end2; in walk_cp15() local
1142 i2 = cp15_regs; in walk_cp15()
1145 BUG_ON(i1 == end1 || i2 == end2); in walk_cp15()
1148 while (i1 || i2) { in walk_cp15()
1149 int cmp = cmp_reg(i1, i2); in walk_cp15()
1160 if (i2->reg) { in walk_cp15()
1161 if (!copy_reg_to_user(i2, &uind)) in walk_cp15()
1169 if (cmp >= 0 && ++i2 == end2) in walk_cp15()
1170 i2 = NULL; in walk_cp15()
/arch/sparc/lib/
DNGmemcpy.S87 add %i2, %i5, %i0
91 add %i2, %g1, %i0
96 add %i2, %g1, %i0
101 add %i2, %g1, %i0
106 add %i2, %g1, %i0
111 add %i2, %g1, %i0
116 add %i2, %g1, %i0
121 add %i2, %g1, %i0
126 add %i2, %g1, %i0
130 add %i2, %i4, %i0
[all …]
Ddivdi3.S37 cmp %i2,0
44 sub %g0,%i2,%o0
46 mov %o2,%i2
50 cmp %i2,0
141 cmp %i2,%i0
148 cmp %i2,%o0
150 mov %i2,%o1
151 cmp %i2,256
158 cmp %i2,%o0
172 cmp %i0,%i2
[all …]
Dxor.S259 ldda [%i2] %asi, %f16
267 add %i2, 64, %i2
305 ldda [%i2] %asi, %f16
355 prefetch [%i2], #one_read
360 mov %i2, %i1
361 1: ldda [%i1 + 0x00] %asi, %i2 /* %i2/%i3 = src + 0x00 */
371 xor %o0, %i2, %o0
400 prefetch [%i2], #one_read
406 mov %i2, %i1
408 1: ldda [%i1 + 0x00] %asi, %i2 /* %i2/%i3 = src1 + 0x00 */
[all …]
Dudivdi3.S26 cmp %i2,0
123 cmp %i2,%i0
130 cmp %i2,%o0
132 mov %i2,%o1
133 cmp %i2,256
154 cmp %i0,%i2
164 sll %i2,%o2,%i2
166 or %i2,%o1,%i2
177 subcc %o4,%i2,%g0
180 sub %o4,%i2,%o4 ! this kills msb of n
[all …]
Dmemcpy.S385 sub %i2, 1, %i2
392 sub %i2, 2, %i2
398 and %i2, 0xc, %g3
410 srl %i2, 2, %g3
428 srl %i2, 2, %g3
433 cmp %i2, 7
435 srl %i2, 2, %g3
475 andcc %i2, 2, %g0
478 andcc %i2, 1, %g0
Dmuldi3.S66 mov %i2, %o1
Dchecksum_32.S564 tst %i2
570 mov %i2, %o2
573 add %i3, %i2, %i3
574 add %i1, %i2, %i1
/arch/arm/kernel/
Dinsn.c8 unsigned long s, j1, j2, i1, i2, imm10, imm11; in __arm_gen_branch_thumb2() local
20 i2 = (offset >> 22) & 0x1; in __arm_gen_branch_thumb2()
25 j2 = (!i2) ^ s; in __arm_gen_branch_thumb2()
/arch/ia64/include/asm/
Dkprobes.h35 #define BRL_INST(i1, i2) ((long)((0xcL << 37) | /* brl */ \ argument
37 (((i1) & 1) << 36) | ((i2) << 13))) /* imm */
/arch/sparc/include/asm/
Dwinmacro.h21 std %i2, [%reg + RW_I2]; \
32 ldd [%reg + RW_I2], %i2; \
39 ldd [%base_reg + STACKFRAME_SZ + PT_I2], %i2; \
66 std %i2, [%base_reg + STACKFRAME_SZ + PT_I2]; \
Dttable.h245 stx %i2, [%sp + STACK_BIAS + 0x50]; \
266 stx %i2, [%sp + STACK_BIAS + 0x50]; \
298 stxa %i2, [%g1 + %g0] ASI; \
324 stxa %i2, [%sp + STACK_BIAS + 0x50] %asi; \
358 stx %i2, [%g3 + TI_REG_WINDOW + 0x50]; \
394 stwa %i2, [%g1 + %g0] ASI; \
423 stwa %i2, [%sp + 0x28] %asi; \
457 stw %i2, [%g3 + TI_REG_WINDOW + 0x28]; \
501 ldx [%sp + STACK_BIAS + 0x50], %i2; \
525 ldx [%sp + STACK_BIAS + 0x50], %i2; \
[all …]
/arch/sparc/kernel/
Dsyscalls.S168 ldx [%sp + PTREGS_OFF + PT_V9_I2], %i2
182 srl %i2, 0, %o2
198 ldx [%sp + PTREGS_OFF + PT_V9_I2], %i2
211 mov %i2, %o2
232 srl %i2, 0, %o2 ! IEU0 Group
252 4: mov %i2, %o2 ! IEU0 Group
Dwinfixup.S65 stx %i2, [%g3 + TI_REG_WINDOW + 0x50]
82 stw %i2, [%g3 + TI_REG_WINDOW + 0x28]
Drtrap_64.S165 LOAD_PER_CPU_BASE(%g5, %g6, %i0, %i1, %i2)
184 ldx [%sp + PTREGS_OFF + PT_V9_I2], %i2
/arch/blackfin/include/asm/
Dcontext.S29 [--sp] = i2;
101 [--sp] = i2;
160 [--sp] = i2;
267 i2 = [sp++]; define
337 i2 = [sp++]; define
/arch/blackfin/include/uapi/asm/
Dptrace.h66 long i2; member
/arch/blackfin/kernel/
Dsignal.c65 RESTORE(i0); RESTORE(i1); RESTORE(i2); RESTORE(i3); in rt_restore_sigcontext()
126 SETUP(i0); SETUP(i1); SETUP(i2); SETUP(i3); in rt_setup_sigcontext()
Dkgdb.c34 gdb_regs[BFIN_I2] = regs->i2; in pt_regs_to_gdb_regs()
110 regs->i2 = gdb_regs[BFIN_I2]; in gdb_regs_to_pt_regs()
/arch/parisc/math-emu/
Dfpudispatch.c1129 struct { u_int i1; u_int i2; } ints; member
1193 fpregs[tm+1] = mtmp.ints.i2;
1195 fpregs[ta+1] = atmp.ints.i2;
1268 struct { u_int i1; u_int i2; } ints; member
1300 fpregs[tm+1] = mtmp.ints.i2;
1302 fpregs[ta+1] = atmp.ints.i2;
/arch/blackfin/mach-common/
Dinterrupt.S43 [--sp] = i2;

12