Home
last modified time | relevance | path

Searched refs:prio (Results 1 – 25 of 31) sorted by relevance

12

/arch/powerpc/sysdev/
Dipic.c39 .prio = IPIC_SIPRR_C,
46 .prio = IPIC_SIPRR_C,
53 .prio = IPIC_SIPRR_C,
60 .prio = IPIC_SIPRR_C,
67 .prio = IPIC_SIPRR_C,
74 .prio = IPIC_SIPRR_C,
81 .prio = IPIC_SIPRR_C,
88 .prio = IPIC_SIPRR_C,
95 .prio = IPIC_SIPRR_D,
102 .prio = IPIC_SIPRR_D,
[all …]
Dehv_pic.c74 unsigned int config, prio, cpu_dest; in ehv_pic_set_affinity() local
79 ev_int_get_config(src, &config, &prio, &cpu_dest); in ehv_pic_set_affinity()
80 ev_int_set_config(src, config, prio, cpuid); in ehv_pic_set_affinity()
114 unsigned int vecpri, vold, vnew, prio, cpu_dest; in ehv_pic_set_irq_type() local
125 ev_int_get_config(src, &vold, &prio, &cpu_dest); in ehv_pic_set_irq_type()
136 prio = 8; in ehv_pic_set_irq_type()
138 ev_int_set_config(src, vecpri, prio, cpu_dest); in ehv_pic_set_irq_type()
Dipic.h53 u8 prio; /* priority register offset from base */ member
/arch/c6x/kernel/
Dirq.c38 unsigned int prio = data->hwirq; in mask_core_irq() local
41 and_creg(IER, ~(1 << prio)); in mask_core_irq()
47 unsigned int prio = data->hwirq; in unmask_core_irq() local
50 or_creg(IER, 1 << prio); in unmask_core_irq()
62 asmlinkage void c6x_do_IRQ(unsigned int prio, struct pt_regs *regs) in c6x_do_IRQ() argument
68 generic_handle_irq(prio_to_virq[prio]); in c6x_do_IRQ()
/arch/ia64/kernel/
Dsys_ia64.c70 long prio; in ia64_getpriority() local
72 prio = sys_getpriority(which, who); in ia64_getpriority()
73 if (prio >= 0) { in ia64_getpriority()
75 prio = 20 - prio; in ia64_getpriority()
77 return prio; in ia64_getpriority()
/arch/unicore32/kernel/
Ddma.c27 puv3_dma_prio prio; member
35 int puv3_request_dma(char *name, puv3_dma_prio prio, in puv3_request_dma() argument
52 if ((dma_channels[i].prio == prio) && in puv3_request_dma()
59 } while (!found && prio--); in puv3_request_dma()
163 dma_channels[i].prio = min((i & 0x7) >> 1, DMA_PRIO_LOW); in puv3_init_dma()
/arch/powerpc/boot/dts/
Dvirtex440-ml507.dts72 xlnx,dcu-rd-ld-cache-plb-prio = <0>;
73 xlnx,dcu-rd-noncache-plb-prio = <0>;
74 xlnx,dcu-rd-touch-plb-prio = <0>;
75 xlnx,dcu-rd-urgent-plb-prio = <0>;
76 xlnx,dcu-wr-flush-plb-prio = <0>;
77 xlnx,dcu-wr-store-plb-prio = <0>;
78 xlnx,dcu-wr-urgent-plb-prio = <0>;
80 xlnx,dma0-plb-prio = <0>;
86 xlnx,dma1-plb-prio = <0>;
92 xlnx,dma2-plb-prio = <0>;
[all …]
Dvirtex440-ml510.dts67 xlnx,dcu-rd-ld-cache-plb-prio = <0x0>;
68 xlnx,dcu-rd-noncache-plb-prio = <0x0>;
69 xlnx,dcu-rd-touch-plb-prio = <0x0>;
70 xlnx,dcu-rd-urgent-plb-prio = <0x0>;
71 xlnx,dcu-wr-flush-plb-prio = <0x0>;
72 xlnx,dcu-wr-store-plb-prio = <0x0>;
73 xlnx,dcu-wr-urgent-plb-prio = <0x0>;
75 xlnx,dma0-plb-prio = <0x0>;
81 xlnx,dma1-plb-prio = <0x0>;
87 xlnx,dma2-plb-prio = <0x0>;
[all …]
/arch/powerpc/platforms/cell/spufs/
Dsched.c86 #define SCALE_PRIO(x, prio) \ argument
87 max(x * (MAX_PRIO - prio) / (MAX_USER_PRIO / 2), MIN_SPU_TIMESLICE)
99 if (ctx->prio < NORMAL_PRIO) in spu_set_timeslice()
100 ctx->time_slice = SCALE_PRIO(DEF_SPU_TIMESLICE * 4, ctx->prio); in spu_set_timeslice()
102 ctx->time_slice = SCALE_PRIO(DEF_SPU_TIMESLICE, ctx->prio); in spu_set_timeslice()
129 if (rt_prio(current->prio)) in __spu_update_sched_info()
130 ctx->prio = current->prio; in __spu_update_sched_info()
132 ctx->prio = current->static_prio; in __spu_update_sched_info()
509 list_add_tail(&ctx->rq, &spu_prio->runq[ctx->prio]); in __spu_add_to_rq()
510 set_bit(ctx->prio, spu_prio->bitmap); in __spu_add_to_rq()
[all …]
/arch/powerpc/kvm/
De500_emulate.c38 int prio = -1; in dbell2prio() local
42 prio = BOOKE_IRQPRIO_DBELL; in dbell2prio()
45 prio = BOOKE_IRQPRIO_DBELL_CRIT; in dbell2prio()
51 return prio; in dbell2prio()
57 int prio = dbell2prio(param); in kvmppc_e500_emul_msgclr() local
59 if (prio < 0) in kvmppc_e500_emul_msgclr()
62 clear_bit(prio, &vcpu->arch.pending_exceptions); in kvmppc_e500_emul_msgclr()
69 int prio = dbell2prio(rb); in kvmppc_e500_emul_msgsnd() local
74 if (prio < 0) in kvmppc_e500_emul_msgsnd()
80 set_bit(prio, &cvcpu->arch.pending_exceptions); in kvmppc_e500_emul_msgsnd()
Dbook3s.c138 unsigned int prio; in kvmppc_book3s_vec2irqprio() local
141 case 0x100: prio = BOOK3S_IRQPRIO_SYSTEM_RESET; break; in kvmppc_book3s_vec2irqprio()
142 case 0x200: prio = BOOK3S_IRQPRIO_MACHINE_CHECK; break; in kvmppc_book3s_vec2irqprio()
143 case 0x300: prio = BOOK3S_IRQPRIO_DATA_STORAGE; break; in kvmppc_book3s_vec2irqprio()
144 case 0x380: prio = BOOK3S_IRQPRIO_DATA_SEGMENT; break; in kvmppc_book3s_vec2irqprio()
145 case 0x400: prio = BOOK3S_IRQPRIO_INST_STORAGE; break; in kvmppc_book3s_vec2irqprio()
146 case 0x480: prio = BOOK3S_IRQPRIO_INST_SEGMENT; break; in kvmppc_book3s_vec2irqprio()
147 case 0x500: prio = BOOK3S_IRQPRIO_EXTERNAL; break; in kvmppc_book3s_vec2irqprio()
148 case 0x501: prio = BOOK3S_IRQPRIO_EXTERNAL_LEVEL; break; in kvmppc_book3s_vec2irqprio()
149 case 0x600: prio = BOOK3S_IRQPRIO_ALIGNMENT; break; in kvmppc_book3s_vec2irqprio()
[all …]
Dbook3s_xics.c1158 u64 val, prio; in xics_get_source() local
1171 prio = irqp->priority; in xics_get_source()
1172 if (prio == MASKED) { in xics_get_source()
1174 prio = irqp->saved_priority; in xics_get_source()
1176 val |= prio << KVM_XICS_PRIORITY_SHIFT; in xics_get_source()
1199 u8 prio; in xics_set_source() local
1217 prio = val >> KVM_XICS_PRIORITY_SHIFT; in xics_set_source()
1218 if (prio != MASKED && in xics_set_source()
1225 irqp->saved_priority = prio; in xics_set_source()
1227 prio = MASKED; in xics_set_source()
[all …]
/arch/blackfin/kernel/
Dipipe.c169 int prio = __ipipe_get_irq_priority(irq); in __ipipe_enable_irqdesc() local
173 atomic_inc_return(&__ipipe_irq_lvdepth[prio]) == 1) in __ipipe_enable_irqdesc()
174 __set_bit(prio, &__ipipe_irq_lvmask); in __ipipe_enable_irqdesc()
180 int prio = __ipipe_get_irq_priority(irq); in __ipipe_disable_irqdesc() local
183 atomic_dec_and_test(&__ipipe_irq_lvdepth[prio])) in __ipipe_disable_irqdesc()
184 __clear_bit(prio, &__ipipe_irq_lvmask); in __ipipe_disable_irqdesc()
/arch/arm/plat-pxa/
Ddma.c33 pxa_dma_prio prio; member
144 seq_printf(s, "\tPriority : %s\n", str_prio[dma_channels[chan].prio]); in dbg_show_chan_state()
275 int pxa_request_dma (char *name, pxa_dma_prio prio, in pxa_request_dma() argument
291 if ((dma_channels[i].prio == prio) && in pxa_request_dma()
299 } while (!found && prio--); in pxa_request_dma()
370 dma_channels[i].prio = min((i & 0xf) >> 2, DMA_PRIO_LOW); in pxa_init_dma()
/arch/powerpc/platforms/cell/
Dinterrupt.c70 return IIC_IRQ_TYPE_IPI | (bits.prio >> 4); in iic_pending_to_hwnum()
86 out_be64(&iic->regs->prio, iic->eoi_stack[--iic->eoi_ptr]); in iic_eoi()
160 iic->eoi_stack[++iic->eoi_ptr] = pending.prio; in iic_get_irq()
167 out_be64(&this_cpu_ptr(&cpu_iic)->regs->prio, 0xff); in iic_setup_cpu()
310 out_be64(&iic->regs->prio, 0); in init_one_iic()
/arch/c6x/include/asm/
Dirq.h49 extern asmlinkage void c6x_do_IRQ(unsigned int prio, struct pt_regs *regs);
/arch/unicore32/include/mach/
Ddma.h31 puv3_dma_prio prio,
/arch/arm/plat-pxa/include/plat/
Ddma.h79 pxa_dma_prio prio,
/arch/blackfin/mach-common/
Dints-priority.c1261 int ient, prio; in __ipipe_get_irq_priority() local
1273 for (prio = 0; prio <= IVG13-IVG7; prio++) { in __ipipe_get_irq_priority()
1274 if (ivg7_13[prio].ifirst <= ivg && in __ipipe_get_irq_priority()
1275 ivg7_13[prio].istop > ivg) in __ipipe_get_irq_priority()
1276 return IVG7 + prio; in __ipipe_get_irq_priority()
/arch/powerpc/include/asm/
Dcell-regs.h172 u8 prio; member
182 u64 prio; member
Dxics.h48 void (*set_priority)(unsigned char prio);
Dmpic.h471 extern void mpic_cpu_set_priority(int prio);
/arch/s390/include/asm/
Dfcx.h268 u32 prio:8; member
/arch/alpha/kernel/
Dosf_sys.c1399 int prio = sys_getpriority(which, who); in SYSCALL_DEFINE2() local
1400 if (prio >= 0) { in SYSCALL_DEFINE2()
1405 prio = 20 - prio; in SYSCALL_DEFINE2()
1407 return prio; in SYSCALL_DEFINE2()
/arch/mips/include/asm/octeon/
Dcvmx-sriox-defs.h327 uint64_t prio:4; member
331 uint64_t prio:4;
769 uint64_t prio:2; member
791 uint64_t prio:2;
803 uint64_t prio:2; member
813 uint64_t prio:2;

12