Home
last modified time | relevance | path

Searched refs:reg_offset (Results 1 – 19 of 19) sorted by relevance

/arch/powerpc/boot/
Dns16550.c59 u32 reg_offset; in ns16550_console_init() local
66 n = getprop(devp, "reg-offset", &reg_offset, sizeof(reg_offset)); in ns16550_console_init()
67 if (n == sizeof(reg_offset)) in ns16550_console_init()
68 reg_base += be32_to_cpu(reg_offset); in ns16550_console_init()
Dvirtex.c31 u32 reg_shift, reg_offset, clk, spd; in virtex_ns16550_console_init() local
38 n = getprop(devp, "reg-offset", &reg_offset, sizeof(reg_offset)); in virtex_ns16550_console_init()
39 if (n == sizeof(reg_offset)) in virtex_ns16550_console_init()
40 reg_base += reg_offset; in virtex_ns16550_console_init()
/arch/tile/kernel/
Dpci_gx.c217 unsigned int reg_offset; in tile_pcie_open() local
224 reg_offset = in tile_pcie_open()
232 __gxio_mmio_read(context->mmio_base_mac + reg_offset); in tile_pcie_open()
313 unsigned int reg_offset; in trio_handle_level_irq() local
322 reg_offset = (TRIO_PCIE_INTFC_MAC_INT_STS << in trio_handle_level_irq()
330 __gxio_mmio_write(trio_context->mmio_base_mac + reg_offset, level_mask); in trio_handle_level_irq()
395 unsigned int reg_offset; in strapped_for_rc() local
398 reg_offset = in strapped_for_rc()
405 __gxio_mmio_read(trio_context->mmio_base_mac + reg_offset); in strapped_for_rc()
562 unsigned int reg_offset; in fixup_read_and_payload_sizes() local
[all …]
/arch/powerpc/include/asm/
Dtsi108.h107 static inline u32 tsi108_read_reg(u32 reg_offset) in tsi108_read_reg() argument
109 return in_be32((volatile u32 *)(tsi108_csr_vir_base + reg_offset)); in tsi108_read_reg()
112 static inline void tsi108_write_reg(u32 reg_offset, u32 val) in tsi108_write_reg() argument
114 out_be32((volatile u32 *)(tsi108_csr_vir_base + reg_offset), val); in tsi108_write_reg()
/arch/arm/mach-omap2/
Dmux.c93 while (board_mux->reg_offset != OMAP_MUX_TERMINATOR) { in omap_mux_write_array()
95 board_mux->reg_offset); in omap_mux_write_array()
136 old_mode = omap_mux_read(partition, gpio_mux->reg_offset); in _omap_mux_init_gpio()
141 omap_mux_write(partition, mux_mode, gpio_mux->reg_offset); in _omap_mux_init_gpio()
253 old_mode = omap_mux_read(partition, mux->reg_offset); in omap_mux_init_signal()
257 omap_mux_write(partition, mux_mode, mux->reg_offset); in omap_mux_init_signal()
383 val = omap_mux_read(pad->partition, pad->mux->reg_offset); in omap_hwmod_mux_scan_wakeups()
443 pad->mux->reg_offset); in omap_hwmod_mux()
458 pad->mux->reg_offset); in omap_hwmod_mux()
493 pad->mux->reg_offset); in omap_hwmod_mux()
[all …]
Dmux.h132 u16 reg_offset; member
148 u16 reg_offset; member
158 u16 reg_offset; member
Dboard-rx51.c86 { .reg_offset = OMAP_MUX_TERMINATOR },
Dserial.c151 tx_mode = omap_mux_read(tx_partition, tx_mux->reg_offset); in omap_serial_check_wakeup()
152 rx_mode = omap_mux_read(rx_partition, rx_mux->reg_offset); in omap_serial_check_wakeup()
Dmux34xx.c19 .reg_offset = (OMAP3_CONTROL_PADCONF_##M0##_OFFSET), \
28 .reg_offset = (OMAP3_CONTROL_PADCONF_##M0##_OFFSET), \
36 .reg_offset = (OMAP3_CONTROL_PADCONF_##M0##_OFFSET), \
699 { .reg_offset = OMAP_MUX_TERMINATOR },
707 { .reg_offset = OMAP_MUX_TERMINATOR },
924 { .reg_offset = OMAP_MUX_TERMINATOR },
1068 { .reg_offset = OMAP_MUX_TERMINATOR },
1262 { .reg_offset = OMAP_MUX_TERMINATOR },
1381 { .reg_offset = OMAP_MUX_TERMINATOR },
1593 { .reg_offset = OMAP_MUX_TERMINATOR },
[all …]
Dmux34xx.h14 .reg_offset = (OMAP3_CONTROL_PADCONF_##mode0##_OFFSET), \
Dboard-ldp.c359 { .reg_offset = OMAP_MUX_TERMINATOR },
Dhsmmc.c255 mmc->reg_offset = 0; in omap_hsmmc_pdata_init()
Dboard-rx51-peripherals.c462 { .reg_offset = OMAP_MUX_TERMINATOR },
476 { .reg_offset = OMAP_MUX_TERMINATOR },
/arch/m32r/kernel/
Dptrace.c62 static int reg_offset[] = { variable
227 reg2 = get_stack_long(child, reg_offset[regno2]); in check_condition_src()
231 reg1 = get_stack_long(child, reg_offset[regno1]); in check_condition_src()
234 reg1 = get_stack_long(child, reg_offset[regno1]); in check_condition_src()
328 reg_offset[regno]); in compute_next_pc_for_16bit_insn()
336 reg_offset[regno]); in compute_next_pc_for_16bit_insn()
345 reg_offset[regno]); in compute_next_pc_for_16bit_insn()
/arch/arm/mach-rockchip/
Dpm.c78 static const u32 reg_offset[] = { GRF_UOC0_CON0, GRF_UOC1_CON0, in rk3288_slp_disable_osc() local
87 for (i = 0; i < ARRAY_SIZE(reg_offset); i++) { in rk3288_slp_disable_osc()
88 regmap_read(grf_regmap, reg_offset[i], &reg); in rk3288_slp_disable_osc()
/arch/x86/platform/atom/
Dpmc_atom.c172 static inline u32 pmc_reg_read(struct pmc_dev *pmc, int reg_offset) in pmc_reg_read() argument
174 return readl(pmc->regmap + reg_offset); in pmc_reg_read()
177 static inline void pmc_reg_write(struct pmc_dev *pmc, int reg_offset, u32 val) in pmc_reg_write() argument
179 writel(val, pmc->regmap + reg_offset); in pmc_reg_write()
/arch/blackfin/kernel/
Dptrace.c105 void *reg_offset = regs; in put_reg() local
106 *(long *)(reg_offset + regno) = data; in put_reg()
/arch/powerpc/sysdev/
Dtsi108_pci.c57 extern u32 tsi108_read_reg(u32 reg_offset);
58 extern void tsi108_write_reg(u32 reg_offset, u32 val);
/arch/x86/math-emu/
Dget_address.c31 static int reg_offset[] = { variable
42 #define REG_(x) (*(long *)(reg_offset[(x)] + (u_char *)FPU_info->regs))