Searched refs:RXS (Results 1 – 9 of 9) sorted by relevance
/drivers/net/wan/ |
D | hd64570.h | 67 #define RXS 0x16 /* RX Clock Source */ macro
|
D | hd64572.h | 70 #define RXS 0x13c /* RX clock source */ macro
|
D | hd64572.c | 411 sca_out(port->rxs, msci + RXS, card); in sca_set_port() 471 sca_out(port->rxs, msci + RXS, card); in sca_open()
|
D | hd64570.c | 447 sca_out(port->rxs, msci + RXS, card); in sca_set_port() 515 sca_out(port->rxs, msci + RXS, card); in sca_open()
|
D | c101.c | 181 sca_out(rxs, MSCI1_OFFSET + RXS, port); in c101_set_iface()
|
D | pci200syn.c | 153 sca_out(rxs, msci + RXS, card); in pci200_set_iface()
|
D | pc300too.c | 154 sca_out(rxs, msci + RXS, card); in pc300_set_iface()
|
D | n2.c | 204 sca_out(rxs, msci + RXS, card); in n2_set_iface()
|
/drivers/tty/ |
D | synclinkmp.c | 331 #define RXS 0x36 macro 4040 write_reg(info, RXS, 0x40); in enable_loopback() 4054 write_reg(info, RXS, 0x00); in enable_loopback() 4103 write_reg(info, RXS, in set_rate() 4104 (unsigned char)((read_reg(info, RXS) & 0xf0) | BRValue)); in set_rate() 4109 write_reg(info, RXS,0); in set_rate() 4440 write_reg(info, RXS, RegValue); in async_mode() 4607 write_reg(info, RXS, RegValue); in hdlc_mode()
|