Home
last modified time | relevance | path

Searched refs:ath5k_hw_reg_write (Results 1 – 12 of 12) sorted by relevance

/drivers/net/wireless/ath/ath5k/
Dreset.c257 ath5k_hw_reg_write(ah, usec_reg, AR5K_USEC); in ath5k_hw_init_core_clock()
299 ath5k_hw_reg_write(ah, 0x1f, AR5K_PHY_SCR); in ath5k_hw_set_sleep_clock()
308 ath5k_hw_reg_write(ah, spending, AR5K_PHY_SPENDING); in ath5k_hw_set_sleep_clock()
313 ath5k_hw_reg_write(ah, 0x26, AR5K_PHY_SLMT); in ath5k_hw_set_sleep_clock()
314 ath5k_hw_reg_write(ah, 0x0d, AR5K_PHY_SCAL); in ath5k_hw_set_sleep_clock()
315 ath5k_hw_reg_write(ah, 0x07, AR5K_PHY_SCLOCK); in ath5k_hw_set_sleep_clock()
316 ath5k_hw_reg_write(ah, 0x3f, AR5K_PHY_SDELAY); in ath5k_hw_set_sleep_clock()
320 ath5k_hw_reg_write(ah, 0x0a, AR5K_PHY_SLMT); in ath5k_hw_set_sleep_clock()
321 ath5k_hw_reg_write(ah, 0x0c, AR5K_PHY_SCAL); in ath5k_hw_set_sleep_clock()
322 ath5k_hw_reg_write(ah, 0x03, AR5K_PHY_SCLOCK); in ath5k_hw_set_sleep_clock()
[all …]
Dpcu.c310 ath5k_hw_reg_write(ah, tx_time, reg); in ath5k_hw_write_rate_duration()
316 ath5k_hw_reg_write(ah, tx_time, in ath5k_hw_write_rate_duration()
384 ath5k_hw_reg_write(ah, low_id, AR5K_STA_ID0); in ath5k_hw_set_lladdr()
385 ath5k_hw_reg_write(ah, pcu_reg | high_id, AR5K_STA_ID1); in ath5k_hw_set_lladdr()
412 ath5k_hw_reg_write(ah, in ath5k_hw_set_bssid()
415 ath5k_hw_reg_write(ah, in ath5k_hw_set_bssid()
467 ath5k_hw_reg_write(ah, filter0, AR5K_MCAST_FILTER0); in ath5k_hw_set_mcast_filter()
468 ath5k_hw_reg_write(ah, filter1, AR5K_MCAST_FILTER1); in ath5k_hw_set_mcast_filter()
539 ath5k_hw_reg_write(ah, filter & 0xff, AR5K_RX_FILTER); in ath5k_hw_set_rx_filter()
543 ath5k_hw_reg_write(ah, data, AR5K_PHY_ERR_FIL); in ath5k_hw_set_rx_filter()
[all …]
Ddma.c50 ath5k_hw_reg_write(ah, AR5K_CR_RXE, AR5K_CR); in ath5k_hw_start_rx_dma()
63 ath5k_hw_reg_write(ah, AR5K_CR_RXD, AR5K_CR); in ath5k_hw_stop_rx_dma()
106 ath5k_hw_reg_write(ah, phys_addr, AR5K_RXDP); in ath5k_hw_set_rxdp()
152 ath5k_hw_reg_write(ah, AR5K_BCR_TQ1V | AR5K_BCR_BDMAE, in ath5k_hw_start_tx_dma()
157 ath5k_hw_reg_write(ah, AR5K_BCR_TQ1FV | AR5K_BCR_TQ1V | in ath5k_hw_start_tx_dma()
164 ath5k_hw_reg_write(ah, tx_queue, AR5K_CR); in ath5k_hw_start_tx_dma()
213 ath5k_hw_reg_write(ah, 0, AR5K_BSR); in ath5k_hw_stop_tx_dma()
220 ath5k_hw_reg_write(ah, tx_queue, AR5K_CR); in ath5k_hw_stop_tx_dma()
260 ath5k_hw_reg_write(ah, in ath5k_hw_stop_tx_dma()
266 ath5k_hw_reg_write(ah, in ath5k_hw_stop_tx_dma()
[all …]
Dattach.c58 ath5k_hw_reg_write(ah, var_pattern, cur_reg); in ath5k_hw_post()
68 ath5k_hw_reg_write(ah, var_pattern, cur_reg); in ath5k_hw_post()
73 ath5k_hw_reg_write(ah, var_pattern, cur_reg); in ath5k_hw_post()
83 ath5k_hw_reg_write(ah, var_pattern, cur_reg); in ath5k_hw_post()
87 ath5k_hw_reg_write(ah, init_val, cur_reg); in ath5k_hw_post()
276 ath5k_hw_reg_write(ah, 0x9248fc00, AR5K_PCIE_SERDES); in ath5k_hw_init()
277 ath5k_hw_reg_write(ah, 0x24924924, AR5K_PCIE_SERDES); in ath5k_hw_init()
280 ath5k_hw_reg_write(ah, 0x28000039, AR5K_PCIE_SERDES); in ath5k_hw_init()
281 ath5k_hw_reg_write(ah, 0x53160824, AR5K_PCIE_SERDES); in ath5k_hw_init()
287 ath5k_hw_reg_write(ah, 0xe5980579, AR5K_PCIE_SERDES); in ath5k_hw_init()
[all …]
Dqcu.c291 ath5k_hw_reg_write(ah, in ath5k_hw_set_tx_retry_limits()
304 ath5k_hw_reg_write(ah, in ath5k_hw_set_tx_retry_limits()
342 ath5k_hw_reg_write(ah, in ath5k_hw_reset_tx_queue()
369 ath5k_hw_reg_write(ah, AR5K_REG_SM(tq->tqi_cbr_period, in ath5k_hw_reset_tx_queue()
385 ath5k_hw_reg_write(ah, AR5K_REG_SM(tq->tqi_ready_time, in ath5k_hw_reset_tx_queue()
391 ath5k_hw_reg_write(ah, AR5K_REG_SM(tq->tqi_burst_time, in ath5k_hw_reset_tx_queue()
403 ath5k_hw_reg_write(ah, AR5K_DCU_MISC_POST_FR_BKOFF_DIS, in ath5k_hw_reset_tx_queue()
408 ath5k_hw_reg_write(ah, AR5K_DCU_MISC_BACKOFF_FRAG, in ath5k_hw_reset_tx_queue()
436 ath5k_hw_reg_write(ah, ((tq->tqi_ready_time - in ath5k_hw_reset_tx_queue()
504 ath5k_hw_reg_write(ah, AR5K_REG_SM(ah->ah_txq_imr_txok, in ath5k_hw_reset_tx_queue()
[all …]
Dani.c418 ath5k_hw_reg_write(ah, ATH5K_PHYERR_CNT_MAX - ATH5K_ANI_OFDM_TRIG_HIGH, in ath5k_ani_save_and_clear_phy_errors()
420 ath5k_hw_reg_write(ah, ATH5K_PHYERR_CNT_MAX - ATH5K_ANI_CCK_TRIG_HIGH, in ath5k_ani_save_and_clear_phy_errors()
549 ath5k_hw_reg_write(ah, 0, AR5K_OFDM_FIL_CNT); in ath5k_ani_mib_intr()
550 ath5k_hw_reg_write(ah, 0, AR5K_CCK_FIL_CNT); in ath5k_ani_mib_intr()
606 ath5k_hw_reg_write(ah, ATH5K_PHYERR_CNT_MAX - ATH5K_ANI_OFDM_TRIG_HIGH, in ath5k_enable_phy_err_counters()
608 ath5k_hw_reg_write(ah, ATH5K_PHYERR_CNT_MAX - ATH5K_ANI_CCK_TRIG_HIGH, in ath5k_enable_phy_err_counters()
610 ath5k_hw_reg_write(ah, AR5K_PHY_ERR_FIL_OFDM, AR5K_PHYERR_CNT1_MASK); in ath5k_enable_phy_err_counters()
611 ath5k_hw_reg_write(ah, AR5K_PHY_ERR_FIL_CCK, AR5K_PHYERR_CNT2_MASK); in ath5k_enable_phy_err_counters()
614 ath5k_hw_reg_write(ah, 0, AR5K_OFDM_FIL_CNT); in ath5k_enable_phy_err_counters()
615 ath5k_hw_reg_write(ah, 0, AR5K_CCK_FIL_CNT); in ath5k_enable_phy_err_counters()
[all …]
Dphy.c95 ath5k_hw_reg_write(ah, AR5K_PHY_SHIFT_2GHZ, AR5K_PHY(0)); in ath5k_hw_radio_revision()
98 ath5k_hw_reg_write(ah, AR5K_PHY_SHIFT_5GHZ, AR5K_PHY(0)); in ath5k_hw_radio_revision()
107 ath5k_hw_reg_write(ah, 0x00001c16, AR5K_PHY(0x34)); in ath5k_hw_radio_revision()
110 ath5k_hw_reg_write(ah, 0x00010000, AR5K_PHY(0x20)); in ath5k_hw_radio_revision()
122 ath5k_hw_reg_write(ah, AR5K_PHY_SHIFT_5GHZ, AR5K_PHY(0)); in ath5k_hw_radio_revision()
352 ath5k_hw_reg_write(ah, AR5K_PHY_ACT_DISABLE, AR5K_PHY_ACT); in ath5k_hw_phy_disable()
467 ath5k_hw_reg_write(ah, AR5K_REG_SM(ah->ah_txpower.txp_ofdm - 4, in ath5k_hw_request_rfgain_probe()
793 ath5k_hw_reg_write(ah, ath5k_rfg[i].rfg_value[index], in ath5k_hw_rfgain_init()
1164 ath5k_hw_reg_write(ah, rfb[i], ini_rfb[i].rfb_ctrl_register); in ath5k_hw_rfregs_init()
1209 ath5k_hw_reg_write(ah, data, AR5K_RF_BUFFER); in ath5k_hw_rf5110_channel()
[all …]
Dgpio.c111 ath5k_hw_reg_write(ah, in ath5k_hw_set_gpio_input()
129 ath5k_hw_reg_write(ah, in ath5k_hw_set_gpio_output()
172 ath5k_hw_reg_write(ah, data, AR5K_GPIODO); in ath5k_hw_set_gpio()
205 ath5k_hw_reg_write(ah, interrupt_level ? data : in ath5k_hw_set_gpio_intr()
Dinitvals.c1402 ath5k_hw_reg_write(ah, ini_regs[i].ini_value, in ath5k_hw_ini_registers()
1424 ath5k_hw_reg_write(ah, ini_mode[i].mode_value[mode], in ath5k_hw_ini_mode_registers()
1521 ath5k_hw_reg_write(ah, 0x00004000, in ath5k_hw_write_initvals()
1523 ath5k_hw_reg_write(ah, 0x081b7caa, in ath5k_hw_write_initvals()
1542 ath5k_hw_reg_write(ah, 0x00180a65, AR5K_PHY_GAIN); in ath5k_hw_write_initvals()
1545 ath5k_hw_reg_write(ah, 0x00004000, AR5K_PHY_AGC); in ath5k_hw_write_initvals()
1548 ath5k_hw_reg_write(ah, 0x800000a8, 0x8140); in ath5k_hw_write_initvals()
1549 ath5k_hw_reg_write(ah, 0x000000ff, 0x9958); in ath5k_hw_write_initvals()
Dath5k.h125 ath5k_hw_reg_write(ah, (ath5k_hw_reg_read(ah, _reg) & ~(_flags)) | \
129 ath5k_hw_reg_write(ah, (ath5k_hw_reg_read(ah, _reg) & \
133 ath5k_hw_reg_write(ah, ath5k_hw_reg_read(ah, _reg) | (_flags), _reg)
136 ath5k_hw_reg_write(ah, ath5k_hw_reg_read(ah, _reg) & ~(_flags), _reg)
143 ath5k_hw_reg_write(ah, (1 << _queue), _reg)
1671 static inline void ath5k_hw_reg_write(struct ath5k_hw *ah, u32 val, u16 reg) in ath5k_hw_reg_write() function
1683 static inline void ath5k_hw_reg_write(struct ath5k_hw *ah, u32 val, u16 reg) in ath5k_hw_reg_write() function
Dpci.c90 ath5k_hw_reg_write(ah, offset, AR5K_EEPROM_BASE); in ath5k_pci_eeprom_read()
Dbase.c241 ath5k_hw_reg_write(ah, val, reg_offset); in ath5k_iowrite32()