Home
last modified time | relevance | path

Searched refs:i2c_clk (Results 1 – 8 of 8) sorted by relevance

/drivers/mfd/
Dintel_quark_i2c_gpio.c59 struct clk *i2c_clk; member
132 struct clk *i2c_clk; in intel_quark_register_i2c_clk() local
142 i2c_clk = clk_register_fixed_rate(&pdev->dev, in intel_quark_register_i2c_clk()
147 quark_mfd->i2c_clk = i2c_clk; in intel_quark_register_i2c_clk()
149 ret = clk_register_clkdevs(i2c_clk, i2c_clk_lookup, in intel_quark_register_i2c_clk()
161 if (!quark_mfd->i2c_clk || !quark_mfd->i2c_clk_lookup) in intel_quark_unregister_i2c_clk()
165 clk_unregister(quark_mfd->i2c_clk); in intel_quark_unregister_i2c_clk()
/drivers/i2c/busses/
Di2c-axxia.c106 struct clk *i2c_clk; member
136 u32 divisor = clk_get_rate(idev->i2c_clk) / idev->bus_clk_rate; in axxia_i2c_init()
137 u32 clk_mhz = clk_get_rate(idev->i2c_clk) / 1000000; in axxia_i2c_init()
539 idev->i2c_clk = devm_clk_get(&pdev->dev, "i2c"); in axxia_i2c_probe()
540 if (IS_ERR(idev->i2c_clk)) { in axxia_i2c_probe()
542 return PTR_ERR(idev->i2c_clk); in axxia_i2c_probe()
566 clk_prepare_enable(idev->i2c_clk); in axxia_i2c_probe()
592 clk_disable_unprepare(idev->i2c_clk); in axxia_i2c_remove()
Di2c-cadence.c157 unsigned int i2c_clk; member
726 unsigned long fscl = id->i2c_clk; in cdns_i2c_setclk()
770 unsigned long fscl = id->i2c_clk; in cdns_i2c_clk_notifier_cb()
929 &id->i2c_clk); in cdns_i2c_probe()
930 if (ret || (id->i2c_clk > CDNS_I2C_SPEED_MAX)) in cdns_i2c_probe()
931 id->i2c_clk = CDNS_I2C_SPEED_DEFAULT; in cdns_i2c_probe()
938 dev_err(&pdev->dev, "invalid SCL clock: %u Hz\n", id->i2c_clk); in cdns_i2c_probe()
966 id->i2c_clk / 1000, (unsigned long)r_mem->start, id->irq); in cdns_i2c_probe()
Di2c-jz4780.c245 int i2c_clk = i2c->speed; in jz4780_i2c_set_speed() local
255 cnt_period = dev_clk_khz / i2c_clk; in jz4780_i2c_set_speed()
257 if (i2c_clk <= 100) in jz4780_i2c_set_speed()
271 if (i2c_clk <= 100) { in jz4780_i2c_set_speed()
309 if (i2c_clk <= 100) { /* standard mode */ in jz4780_i2c_set_speed()
Di2c-nomadik.c354 u32 i2c_clk, div; in setup_i2c_controller() local
364 i2c_clk = clk_get_rate(dev->clk); in setup_i2c_controller()
378 ns = DIV_ROUND_UP_ULL(1000000000ULL, i2c_clk); in setup_i2c_controller()
412 brcr2 = (i2c_clk/(dev->clk_freq * div)) & 0xffff; in setup_i2c_controller()
426 brcr2 = i2c_clk/(100000 * 2) & 0xffff; in setup_i2c_controller()
/drivers/staging/nvec/
Dnvec.c728 clk_prepare_enable(nvec->i2c_clk); in tegra_init_i2c_slave()
738 clk_set_rate(nvec->i2c_clk, 8 * 80000); in tegra_init_i2c_slave()
754 clk_disable_unprepare(nvec->i2c_clk); in nvec_disable_i2c_slave()
790 struct clk *i2c_clk; in tegra_nvec_probe() local
826 i2c_clk = devm_clk_get(&pdev->dev, "div-clk"); in tegra_nvec_probe()
827 if (IS_ERR(i2c_clk)) { in tegra_nvec_probe()
839 nvec->i2c_clk = i2c_clk; in tegra_nvec_probe()
Dnvec.h143 struct clk *i2c_clk; member
/drivers/clk/tegra/
Dclk-dfll.c273 struct clk *i2c_clk; member
398 ret = clk_enable(td->i2c_clk); in tegra_dfll_runtime_resume()
423 clk_disable(td->i2c_clk); in tegra_dfll_runtime_suspend()
1295 td->i2c_clk = devm_clk_get(td->dev, "i2c"); in dfll_init_clks()
1296 if (IS_ERR(td->i2c_clk)) { in dfll_init_clks()
1298 return PTR_ERR(td->i2c_clk); in dfll_init_clks()
1300 td->i2c_clk_rate = clk_get_rate(td->i2c_clk); in dfll_init_clks()
1339 ret = clk_prepare(td->i2c_clk); in dfll_init()
1757 clk_unprepare(td->i2c_clk); in tegra_dfll_unregister()