Searched refs:irq_enable_mask (Results 1 – 7 of 7) sorted by relevance
| /drivers/gpu/drm/via/ |
| D | via_irq.c | 273 dev_priv->irq_enable_mask = VIA_IRQ_VBLANK_ENABLE; in via_driver_irq_preinstall()
292 dev_priv->irq_enable_mask |= cur_irq->enable_mask; in via_driver_irq_preinstall()
304 ~(dev_priv->irq_enable_mask)); in via_driver_irq_preinstall()
322 | dev_priv->irq_enable_mask); in via_driver_irq_postinstall()
346 ~(VIA_IRQ_VBLANK_ENABLE | dev_priv->irq_enable_mask)); in via_driver_irq_uninstall()
|
| D | via_drv.h | 89 uint32_t irq_enable_mask; member
|
| /drivers/gpu/drm/i915/ |
| D | intel_ringbuffer.c | 1561 gen5_enable_gt_irq(dev_priv, ring->irq_enable_mask); in gen5_ring_get_irq()
1576 gen5_disable_gt_irq(dev_priv, ring->irq_enable_mask); in gen5_ring_put_irq()
1592 dev_priv->irq_mask &= ~ring->irq_enable_mask; in i9xx_ring_get_irq()
1610 dev_priv->irq_mask |= ring->irq_enable_mask; in i9xx_ring_put_irq()
1629 dev_priv->irq_mask &= ~ring->irq_enable_mask; in i8xx_ring_get_irq()
1647 dev_priv->irq_mask |= ring->irq_enable_mask; in i8xx_ring_put_irq()
1705 ~(ring->irq_enable_mask | in gen6_ring_get_irq()
1708 I915_WRITE_IMR(ring, ~ring->irq_enable_mask); in gen6_ring_get_irq()
1709 gen5_enable_gt_irq(dev_priv, ring->irq_enable_mask); in gen6_ring_get_irq()
1729 gen5_disable_gt_irq(dev_priv, ring->irq_enable_mask); in gen6_ring_put_irq()
[all …]
|
| D | intel_lrc.c | 1486 I915_WRITE_IMR(ring, ~(ring->irq_enable_mask | ring->irq_keep_mask)); in gen8_init_common_ring()
1644 I915_WRITE_IMR(ring, ~(ring->irq_enable_mask | ring->irq_keep_mask)); in gen8_logical_ring_get_irq()
1977 ring->irq_enable_mask = in logical_render_ring_init()
2036 ring->irq_enable_mask = in logical_bsd_ring_init()
2066 ring->irq_enable_mask = in logical_bsd2_ring_init()
2091 ring->irq_enable_mask = in logical_blt_ring_init()
2121 ring->irq_enable_mask = in logical_vebox_ring_init()
|
| D | intel_ringbuffer.h | 172 u32 irq_enable_mask; /* bitmask to enable ring interrupt */ member
|
| /drivers/dma/ |
| D | omap-dma.c | 39 uint32_t irq_enable_mask; member
492 status &= od->irq_enable_mask; in omap_dma_irq()
550 od->irq_enable_mask |= val; in omap_dma_alloc_chan_resources()
551 omap_dma_glbl_write(od, IRQENABLE_L1, od->irq_enable_mask); in omap_dma_alloc_chan_resources()
585 od->irq_enable_mask &= ~BIT(c->dma_ch); in omap_dma_free_chan_resources()
586 omap_dma_glbl_write(od, IRQENABLE_L1, od->irq_enable_mask); in omap_dma_free_chan_resources()
1197 od->irq_enable_mask = 0; in omap_dma_probe()
|
| /drivers/pinctrl/ |
| D | pinctrl-single.c | 169 unsigned irq_enable_mask; member
769 if (pcs_soc->irq_enable_mask) { in pcs_add_pin()
773 if (val & pcs_soc->irq_enable_mask) { in pcs_add_pin()
776 val &= ~pcs_soc->irq_enable_mask; in pcs_add_pin()
1575 soc_mask = pcs_soc->irq_enable_mask; in pcs_irq_set()
1748 if (!pcs_soc->irq_enable_mask || in pcs_irq_init_chained_handler()
1983 .irq_enable_mask = (1 << 14), /* OMAP_WAKEUP_EN */
1988 .irq_enable_mask = (1 << 24), /* WAKEUPENABLE */
1994 .irq_enable_mask = (1 << 29), /* OMAP_WAKEUP_EN */
|