Home
last modified time | relevance | path

Searched refs:pwidth (Results 1 – 7 of 7) sorted by relevance

/drivers/clk/sunxi/
Dclk-sun9i-core.c80 .pwidth = 1,
204 .pwidth = 2,
296 .pwidth = 2,
Dclk-factors.c63 if (config->pwidth != SUNXI_FACTORS_NOT_APPLICABLE) in clk_factors_recalc_rate()
64 p = FACTOR_GET(config->pshift, config->pwidth, reg); in clk_factors_recalc_rate()
141 reg = FACTOR_SET(config->pshift, config->pwidth, reg, p); in clk_factors_set_rate()
Dclk-sunxi.c619 .pwidth = 2,
640 .pwidth = 2,
661 .pwidth = 2,
668 .pwidth = 2,
676 .pwidth = 2,
Dclk-factors.h18 u8 pwidth; member
Dclk-mod0.c69 .pwidth = 2,
/drivers/gpu/drm/qxl/
Dqxl_display.c143 unsigned *pwidth, in qxl_add_monitors_config_modes() argument
160 *pwidth = head->width; in qxl_add_monitors_config_modes()
193 unsigned pwidth, in qxl_add_common_modes() argument
202 if (common_modes[i].w == pwidth && common_modes[i].h == pheight) in qxl_add_common_modes()
824 unsigned pwidth = 1024; in qxl_conn_get_modes() local
831 ret = qxl_add_monitors_config_modes(connector, &pwidth, &pheight); in qxl_conn_get_modes()
835 ret += qxl_add_common_modes(connector, pwidth, pheight); in qxl_conn_get_modes()
/drivers/net/phy/
Ddp83640.c312 u32 sec, nsec, pwidth; in periodic_output() local
343 pwidth = clkreq->perout.period.sec * 1000000000UL; in periodic_output()
344 pwidth += clkreq->perout.period.nsec; in periodic_output()
345 pwidth /= 2; in periodic_output()
358 ext_write(0, phydev, PAGE4, PTP_TDR, pwidth & 0xffff); /* ns[15:0] */ in periodic_output()
359 ext_write(0, phydev, PAGE4, PTP_TDR, pwidth >> 16); /* ns[31:16] */ in periodic_output()
362 ext_write(0, phydev, PAGE4, PTP_TDR, pwidth & 0xffff); in periodic_output()
363 ext_write(0, phydev, PAGE4, PTP_TDR, pwidth >> 16); in periodic_output()