Home
last modified time | relevance | path

Searched refs:scratch_addr (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/i915/
Dintel_ringbuffer.c220 u32 scratch_addr = ring->scratch.gtt_offset + 2 * CACHELINE_BYTES; in intel_emit_post_sync_nonzero_flush() local
230 intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); /* address */ in intel_emit_post_sync_nonzero_flush()
242 intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); /* address */ in intel_emit_post_sync_nonzero_flush()
257 u32 scratch_addr = ring->scratch.gtt_offset + 2 * CACHELINE_BYTES; in gen6_render_ring_flush() local
297 intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); in gen6_render_ring_flush()
330 u32 scratch_addr = ring->scratch.gtt_offset + 2 * CACHELINE_BYTES; in gen7_render_ring_flush() local
381 intel_ring_emit(ring, scratch_addr); in gen7_render_ring_flush()
390 u32 flags, u32 scratch_addr) in gen8_emit_pipe_control() argument
401 intel_ring_emit(ring, scratch_addr); in gen8_emit_pipe_control()
415 u32 scratch_addr = req->ring->scratch.gtt_offset + 2 * CACHELINE_BYTES; in gen8_render_ring_flush() local
[all …]
Dintel_lrc.c1234 uint32_t scratch_addr; in gen8_init_indirectctx_bb() local
1250 scratch_addr = ring->scratch.gtt_offset + 2*CACHELINE_BYTES; in gen8_init_indirectctx_bb()
1257 wa_ctx_emit(batch, index, scratch_addr); in gen8_init_indirectctx_bb()
1315 uint32_t scratch_addr; in gen9_init_indirectctx_bb() local
1330 scratch_addr = ring->scratch.gtt_offset + 2 * CACHELINE_BYTES; in gen9_init_indirectctx_bb()
1336 wa_ctx_emit(batch, index, scratch_addr); in gen9_init_indirectctx_bb()
1713 u32 scratch_addr = ring->scratch.gtt_offset + 2 * CACHELINE_BYTES; in gen8_emit_flush_render() local
1760 intel_logical_ring_emit(ringbuf, scratch_addr); in gen8_emit_flush_render()
/drivers/usb/dwc3/
Dcore.c329 dma_addr_t scratch_addr; in dwc3_setup_scratch_buffers() local
343 scratch_addr = dma_map_single(dwc->dev, dwc->scratchbuf, in dwc3_setup_scratch_buffers()
346 if (dma_mapping_error(dwc->dev, scratch_addr)) { in dwc3_setup_scratch_buffers()
352 dwc->scratch_addr = scratch_addr; in dwc3_setup_scratch_buffers()
354 param = lower_32_bits(scratch_addr); in dwc3_setup_scratch_buffers()
361 param = upper_32_bits(scratch_addr); in dwc3_setup_scratch_buffers()
371 dma_unmap_single(dwc->dev, dwc->scratch_addr, dwc->nr_scratch * in dwc3_setup_scratch_buffers()
390 dma_unmap_single(dwc->dev, dwc->scratch_addr, dwc->nr_scratch * in dwc3_free_scratch_buffers()
Dcore.h745 dma_addr_t scratch_addr; member
/drivers/gpu/drm/radeon/
Dr600_cp.c1900 u64 scratch_addr; in r600_cp_init_ring_buffer() local
1902 scratch_addr = RADEON_READ(R600_CP_RB_RPTR_ADDR) & 0xFFFFFFFC; in r600_cp_init_ring_buffer()
1903 scratch_addr |= ((u64)RADEON_READ(R600_CP_RB_RPTR_ADDR_HI)) << 32; in r600_cp_init_ring_buffer()
1904 scratch_addr += R600_SCRATCH_REG_OFFSET; in r600_cp_init_ring_buffer()
1905 scratch_addr >>= 8; in r600_cp_init_ring_buffer()
1906 scratch_addr &= 0xffffffff; in r600_cp_init_ring_buffer()
1908 RADEON_WRITE(R600_SCRATCH_ADDR, (uint32_t)scratch_addr); in r600_cp_init_ring_buffer()