Home
last modified time | relevance | path

Searched refs:tx_reg (Results 1 – 11 of 11) sorted by relevance

/drivers/mailbox/
Darm_mhu.c40 void __iomem *tx_reg; member
71 u32 val = readl_relaxed(mlink->tx_reg + INTR_STAT_OFS); in mhu_last_tx_done()
81 writel_relaxed(*arg, mlink->tx_reg + INTR_SET_OFS); in mhu_send_data()
92 val = readl_relaxed(mlink->tx_reg + INTR_STAT_OFS); in mhu_startup()
93 writel_relaxed(val, mlink->tx_reg + INTR_CLR_OFS); in mhu_startup()
142 mhu->mlink[i].tx_reg = mhu->mlink[i].rx_reg + TX_REG_OFFSET; in mhu_probe()
/drivers/net/wireless/ath/ath5k/
Ddma.c355 u16 tx_reg; in ath5k_hw_get_txdp() local
366 tx_reg = AR5K_NOQCU_TXDP0; in ath5k_hw_get_txdp()
370 tx_reg = AR5K_NOQCU_TXDP1; in ath5k_hw_get_txdp()
376 tx_reg = AR5K_QUEUE_TXDP(queue); in ath5k_hw_get_txdp()
379 return ath5k_hw_reg_read(ah, tx_reg); in ath5k_hw_get_txdp()
398 u16 tx_reg; in ath5k_hw_set_txdp() local
409 tx_reg = AR5K_NOQCU_TXDP0; in ath5k_hw_set_txdp()
413 tx_reg = AR5K_NOQCU_TXDP1; in ath5k_hw_set_txdp()
427 tx_reg = AR5K_QUEUE_TXDP(queue); in ath5k_hw_set_txdp()
431 ath5k_hw_reg_write(ah, phys_addr, tx_reg); in ath5k_hw_set_txdp()
/drivers/spi/
Dspi-orion.c337 void __iomem *tx_reg, *rx_reg, *int_reg; in orion_spi_write_read_8bit() local
341 tx_reg = spi_reg(orion_spi, ORION_SPI_DATA_OUT_REG); in orion_spi_write_read_8bit()
349 writel(*(*tx_buf)++, tx_reg); in orion_spi_write_read_8bit()
351 writel(0, tx_reg); in orion_spi_write_read_8bit()
368 void __iomem *tx_reg, *rx_reg, *int_reg; in orion_spi_write_read_16bit() local
372 tx_reg = spi_reg(orion_spi, ORION_SPI_DATA_OUT_REG); in orion_spi_write_read_16bit()
380 writel(__cpu_to_le16(get_unaligned((*tx_buf)++)), tx_reg); in orion_spi_write_read_16bit()
382 writel(0, tx_reg); in orion_spi_write_read_16bit()
Dspi-omap2-mcspi.c655 void __iomem *tx_reg; in omap2_mcspi_txrx_pio() local
669 tx_reg = base + OMAP2_MCSPI_TX0; in omap2_mcspi_txrx_pio()
693 writel_relaxed(*tx++, tx_reg); in omap2_mcspi_txrx_pio()
740 writel_relaxed(*tx++, tx_reg); in omap2_mcspi_txrx_pio()
787 writel_relaxed(*tx++, tx_reg); in omap2_mcspi_txrx_pio()
Dspi-topcliff-pch.c882 param->tx_reg = data->io_base_addr + PCH_SPDWR; in pch_spi_request_dma()
/drivers/dma/
Dtxx9dmac.c355 if (ds->tx_reg) { in txx9dmac_dostart()
376 if (ds->tx_reg) { in txx9dmac_dostart()
825 if (ds->tx_reg) in txx9dmac_prep_slave_sg()
850 desc->hwdesc.DAR = ds->tx_reg; in txx9dmac_prep_slave_sg()
859 desc->hwdesc32.DAR = ds->tx_reg; in txx9dmac_prep_slave_sg()
1019 (ds->tx_reg && ds->rx_reg) || (!ds->tx_reg && !ds->rx_reg)) in txx9dmac_alloc_chan_resources()
Dpch_dma.c600 reg = pd_slave->tx_reg; in pd_prep_slave_sg()
/drivers/media/rc/
Dene_ir.h223 int tx_reg; /* current reg used for TX */ member
Dene_ir.c668 dev->tx_reg ? ENE_CIRRLC_OUT1 : ENE_CIRRLC_OUT0, raw_tx); in ene_tx_sample()
670 dev->tx_reg = !dev->tx_reg; in ene_tx_sample()
979 dev->tx_reg = 0; in ene_transmit()
/drivers/net/ethernet/intel/i40e/
Di40e_main.c3822 u32 tx_reg; in i40e_pf_txq_wait() local
3825 tx_reg = rd32(&pf->hw, I40E_QTX_ENA(pf_q)); in i40e_pf_txq_wait()
3826 if (enable == !!(tx_reg & I40E_QTX_ENA_QENA_STAT_MASK)) in i40e_pf_txq_wait()
3847 u32 tx_reg; in i40e_vsi_control_tx() local
3858 tx_reg = rd32(hw, I40E_QTX_ENA(pf_q)); in i40e_vsi_control_tx()
3859 if (((tx_reg >> I40E_QTX_ENA_QENA_REQ_SHIFT) & 1) == in i40e_vsi_control_tx()
3860 ((tx_reg >> I40E_QTX_ENA_QENA_STAT_SHIFT) & 1)) in i40e_vsi_control_tx()
3865 if (enable == !!(tx_reg & I40E_QTX_ENA_QENA_STAT_MASK)) in i40e_vsi_control_tx()
3871 tx_reg |= I40E_QTX_ENA_QENA_REQ_MASK; in i40e_vsi_control_tx()
3873 tx_reg &= ~I40E_QTX_ENA_QENA_REQ_MASK; in i40e_vsi_control_tx()
[all …]
/drivers/tty/serial/
Dpch_uart.c749 param->tx_reg = port->mapbase + UART_TX; in pch_request_dma()