Home
last modified time | relevance | path

Searched refs:banks (Results 1 – 25 of 40) sorted by relevance

12

/drivers/pinctrl/qcom/
Dpinctrl-ssbi-gpio.c317 u8 banks = 0; in pm8xxx_pin_config_set() local
327 banks |= BIT(2); in pm8xxx_pin_config_set()
329 banks |= BIT(3); in pm8xxx_pin_config_set()
333 banks |= BIT(2); in pm8xxx_pin_config_set()
335 banks |= BIT(3); in pm8xxx_pin_config_set()
346 banks |= BIT(2); in pm8xxx_pin_config_set()
348 banks |= BIT(3); in pm8xxx_pin_config_set()
352 banks |= BIT(3); in pm8xxx_pin_config_set()
356 banks |= BIT(0) | BIT(1); in pm8xxx_pin_config_set()
361 banks |= BIT(0) | BIT(1); in pm8xxx_pin_config_set()
[all …]
/drivers/memory/
Dfsl_ifc.c67 for (i = 0; i < fsl_ifc_ctrl_dev->banks; i++) { in fsl_ifc_find()
219 int version, banks; in fsl_ifc_ctrl_probe() local
249 banks = (version == FSL_IFC_VERSION_1_0_0) ? 4 : 8; in fsl_ifc_ctrl_probe()
251 version >> 24, (version >> 16) & 0xf, banks); in fsl_ifc_ctrl_probe()
254 fsl_ifc_ctrl_dev->banks = banks; in fsl_ifc_ctrl_probe()
/drivers/crypto/qat/qat_common/
Dadf_isr.c175 struct adf_etr_bank_data *bank = &etr_data->banks[i]; in adf_request_irqs()
222 free_irq(msixe[i].vector, &etr_data->banks[i]); in adf_free_irqs()
286 tasklet_init(&priv_data->banks[i].resp_handler, in adf_setup_bh()
288 (unsigned long)&priv_data->banks[i]); in adf_setup_bh()
299 tasklet_disable(&priv_data->banks[i].resp_handler); in adf_cleanup_bh()
300 tasklet_kill(&priv_data->banks[i].resp_handler); in adf_cleanup_bh()
Dadf_vf_isr.c224 struct adf_etr_bank_data *bank = &etr_data->banks[0]; in adf_isr()
262 tasklet_init(&priv_data->banks[0].resp_handler, adf_response_handler, in adf_setup_bh()
263 (unsigned long)priv_data->banks); in adf_setup_bh()
271 tasklet_disable(&priv_data->banks[0].resp_handler); in adf_cleanup_bh()
272 tasklet_kill(&priv_data->banks[0].resp_handler); in adf_cleanup_bh()
Dadf_transport.c271 bank = &transport_data->banks[bank_num]; in adf_create_ring()
475 etr_data->banks = kzalloc_node(size, GFP_KERNEL, in adf_init_etr_data()
477 if (!etr_data->banks) { in adf_init_etr_data()
497 ret = adf_init_bank(accel_dev, &etr_data->banks[i], i, in adf_init_etr_data()
508 kfree(etr_data->banks); in adf_init_etr_data()
541 cleanup_bank(&etr_data->banks[i]); in adf_cleanup_etr_handles()
561 kfree(etr_data->banks); in adf_cleanup_etr_data()
Dadf_hw_arbiter.c82 void __iomem *csr = accel_dev->transport->banks[0].csr_addr; in adf_init_arb()
125 csr = accel_dev->transport->banks[0].csr_addr; in adf_exit_arb()
Dadf_transport_internal.h90 struct adf_etr_bank_data *banks; member
Dqat_crypto.c163 int banks = GET_MAX_BANKS(accel_dev); in qat_crypto_dev_config() local
164 int instances = min(cpus, banks); in qat_crypto_dev_config()
/drivers/mtd/nand/
Djz4740_nand.c66 unsigned char banks[JZ_NAND_NUM_BANKS]; member
94 banknr = nand->banks[chipnr] - 1; in jz_nand_select_chip()
453 bank = pdata ? pdata->banks[bank_idx] : bank_idx ^ 1; in jz_nand_probe()
465 nand->banks[chipnr] = bank; in jz_nand_probe()
470 nand->banks[chipnr] = 0; in jz_nand_probe()
505 unsigned char bank = nand->banks[chipnr]; in jz_nand_probe()
529 unsigned char bank = nand->banks[i]; in jz_nand_remove()
/drivers/pinctrl/vt8500/
Dpinctrl-wmt.c98 u32 reg_en = data->banks[bank].reg_en; in wmt_set_pinmux()
99 u32 reg_dir = data->banks[bank].reg_dir; in wmt_set_pinmux()
435 u32 reg_pull_en = data->banks[bank].reg_pull_en; in wmt_pinconf_set()
436 u32 reg_pull_cfg = data->banks[bank].reg_pull_cfg; in wmt_pinconf_set()
494 u32 reg_dir = data->banks[bank].reg_dir; in wmt_gpio_get_direction()
509 u32 reg_data_in = data->banks[bank].reg_data_in; in wmt_gpio_get_value()
525 u32 reg_data_out = data->banks[bank].reg_data_out; in wmt_gpio_set_value()
Dpinctrl-wmt.h65 const struct wmt_pinctrl_bank_registers *banks; member
Dpinctrl-wm8650.c335 data->banks = wm8650_banks; in wm8650_pinctrl_probe()
Dpinctrl-wm8850.c353 data->banks = wm8850_banks; in wm8850_pinctrl_probe()
/drivers/clk/tegra/
Dclk.c197 struct clk ** __init tegra_clk_init(void __iomem *regs, int num, int banks) in tegra_clk_init() argument
201 if (WARN_ON(banks > ARRAY_SIZE(periph_regs))) in tegra_clk_init()
204 periph_clk_enb_refcnt = kzalloc(32 * banks * in tegra_clk_init()
209 periph_banks = banks; in tegra_clk_init()
/drivers/gpio/
Dgpio-pxa.c85 struct pxa_gpio_bank *banks; member
154 for (i = 0, b = pc->banks; i <= pxa_last_gpio; i += 32, b++)
166 struct pxa_gpio_bank *bank = p->banks + (gpio / 32); in gpio_bank_base()
174 return chip_to_pxachip(c)->banks + gpio / 32; in gpio_to_pxabank()
349 pchip->banks = devm_kcalloc(pchip->dev, nbanks, sizeof(*pchip->banks), in pxa_init_gpio_chip()
351 if (!pchip->banks) in pxa_init_gpio_chip()
370 bank = pchip->banks + i; in pxa_init_gpio_chip()
Dgpio-bcm-kona.c73 struct bcm_kona_gpio_bank *banks; member
591 kona_gpio->banks = devm_kzalloc(dev, in bcm_kona_gpio_probe()
593 sizeof(*kona_gpio->banks), GFP_KERNEL); in bcm_kona_gpio_probe()
594 if (!kona_gpio->banks) in bcm_kona_gpio_probe()
619 bank = &kona_gpio->banks[i]; in bcm_kona_gpio_probe()
640 bank = &kona_gpio->banks[i]; in bcm_kona_gpio_probe()
/drivers/pinctrl/stm32/
Dpinctrl-stm32.c83 struct stm32_gpio_bank *banks; member
914 struct stm32_gpio_bank *bank = &pctl->banks[bank_nr]; in stm32_gpiolib_register_bank()
1067 int i, ret, banks = 0; in stm32_pctl_probe() local
1103 banks++; in stm32_pctl_probe()
1105 if (!banks) { in stm32_pctl_probe()
1110 pctl->banks = devm_kcalloc(dev, banks, sizeof(*pctl->banks), in stm32_pctl_probe()
1112 if (!pctl->banks) in stm32_pctl_probe()
1150 pinctrl_add_gpio_range(pctl->pctl_dev, &pctl->banks[i].range); in stm32_pctl_probe()
/drivers/pinctrl/
Dpinctrl-st.c326 struct st_gpio_bank *banks; member
1144 struct st_pio_control *pc = &info->banks[bank].pc; in st_parse_syscfgs()
1440 __gpio_irq_handler(&info->banks[n]); in st_gpio_irqmux_handler()
1470 struct st_gpio_bank *bank = &info->banks[bank_nr]; in st_gpiolib_register_bank()
1582 info->banks = devm_kzalloc(&pdev->dev, in st_pctl_probe_dt()
1583 info->nbanks * sizeof(*info->banks), GFP_KERNEL); in st_pctl_probe_dt()
1585 if (!info->functions || !info->groups || !info->banks) in st_pctl_probe_dt()
1626 k = info->banks[bank].range.pin_base; in st_pctl_probe_dt()
1627 bank_name = info->banks[bank].range.name; in st_pctl_probe_dt()
1687 pinctrl_add_gpio_range(info->pctl, &info->banks[i].range); in st_pctl_probe()
/drivers/pinctrl/samsung/
Dpinctrl-exynos.h101 struct samsung_pin_bank *banks[]; member
/drivers/thermal/
Dmtk_thermal.c182 struct mtk_thermal_bank banks[]; member
379 struct mtk_thermal_bank *bank = &mt->banks[i]; in mtk_read_temp()
400 struct mtk_thermal_bank *bank = &mt->banks[num]; in mtk_thermal_init_bank()
/drivers/pinctrl/meson/
Dpinctrl-meson.h107 struct meson_bank *banks; member
Dpinctrl-meson.c80 if (pin >= pc->data->banks[i].first && in meson_get_bank()
81 pin <= pc->data->banks[i].last) { in meson_get_bank()
82 *bank = &pc->data->banks[i]; in meson_get_bank()
/drivers/edac/
Di7core_edac.c420 static const int banks[] = { 4, 8, 16, -EINVAL }; in numbank() local
422 return banks[bank & 0x3]; in numbank()
584 u32 banks, ranks, rows, cols; in get_dimm_config() local
592 banks = numbank(MC_DOD_NUMBANK(dimm_dod[j])); in get_dimm_config()
598 size = (rows * cols * banks * ranks) >> (20 - 3); in get_dimm_config()
603 banks, ranks, rows, cols); in get_dimm_config()
609 switch (banks) { in get_dimm_config()
/drivers/pinctrl/intel/
DKconfig14 platforms. Supports 3 banks with 102, 28 and 44 gpios.
/drivers/gpu/drm/nouveau/nvkm/subdev/fb/
Dramnv50.c603 int colbits, rowbitsa, rowbitsb, banks; in nv50_fb_vram_rblock() local
616 banks = 1 << (((r4 & 0x03000000) >> 24) + 2); in nv50_fb_vram_rblock()
618 rowsize = ram->parts * banks * (1 << colbits) * 8; in nv50_fb_vram_rblock()

12