Home
last modified time | relevance | path

Searched refs:clrsetbits_32 (Results 1 – 3 of 3) sorted by relevance

/drivers/crypto/caam/
Dctrl.c113 clrsetbits_32(&ctrl->deco_rsr, 0, DECORSR_JR0); in run_descriptor_deco0()
122 clrsetbits_32(&ctrl->deco_rq, 0, DECORR_RQD0ENABLE); in run_descriptor_deco0()
130 clrsetbits_32(&ctrl->deco_rq, DECORR_RQD0ENABLE, 0); in run_descriptor_deco0()
146 clrsetbits_32(&deco->jr_ctl_hi, 0, flags); in run_descriptor_deco0()
165 clrsetbits_32(&ctrl->deco_rsr, DECORSR_JR0, 0); in run_descriptor_deco0()
168 clrsetbits_32(&ctrl->deco_rq, DECORR_RQD0ENABLE, 0); in run_descriptor_deco0()
361 clrsetbits_32(&r4tst->rtmctl, 0, RTMCTL_PRGM); in kick_trng()
375 clrsetbits_32(&r4tst->rtmctl, RTMCTL_PRGM, 0); in kick_trng()
393 clrsetbits_32(&val, 0, RTMCTL_SAMP_MODE_RAW_ES_SC); in kick_trng()
395 clrsetbits_32(&val, RTMCTL_PRGM, 0); in kick_trng()
[all …]
Djr.c34 clrsetbits_32(&jrp->rregs->rconfig_lo, 0, JRCFG_IMSK); in caam_reset_hw_jr()
60 clrsetbits_32(&jrp->rregs->rconfig_lo, JRCFG_IMSK, 0); in caam_reset_hw_jr()
150 clrsetbits_32(&jrp->rregs->rconfig_lo, 0, JRCFG_IMSK); in caam_jr_interrupt()
239 clrsetbits_32(&jrp->rregs->rconfig_lo, JRCFG_IMSK, 0); in caam_jr_dequeue()
447 clrsetbits_32(&jrp->rregs->rconfig_lo, 0, JOBR_INTC | in caam_jr_init()
Dregs.h112 static inline void clrsetbits_32(void __iomem *reg, u32 clear, u32 set) in clrsetbits_32() function