Home
last modified time | relevance | path

Searched refs:rd_reg32 (Results 1 – 8 of 8) sorted by relevance

/drivers/crypto/caam/
Dctrl.c115 while (!(rd_reg32(&ctrl->deco_rsr) & DECORSR_VALID) && in run_descriptor_deco0()
124 while (!(rd_reg32(&ctrl->deco_rq) & DECORR_DEN0) && in run_descriptor_deco0()
150 deco_dbg_reg = rd_reg32(&deco->desc_dbg); in run_descriptor_deco0()
161 *status = rd_reg32(&deco->op_status_hi) & in run_descriptor_deco0()
234 rdsta_val = rd_reg32(&ctrl->r4tst[0].rdsta) & RDSTA_IFMASK; in instantiate_rng()
371 val = (rd_reg32(&r4tst->rtsdctl) & RTSDCTL_ENT_DLY_MASK) in kick_trng()
379 val = rd_reg32(&r4tst->rtsdctl); in kick_trng()
388 val = rd_reg32(&r4tst->rtmctl); in kick_trng()
534 caam_little_end = !(bool)(rd_reg32(&ctrl->perfmon.status) & in caam_probe()
538 comp_params = rd_reg32(&ctrl->perfmon.comp_parms_ms); in caam_probe()
[all …]
Djr.c38 while (((rd_reg32(&jrp->rregs->jrintstatus) & JRINT_ERR_HALT_MASK) == in caam_reset_hw_jr()
42 if ((rd_reg32(&jrp->rregs->jrintstatus) & JRINT_ERR_HALT_MASK) != in caam_reset_hw_jr()
51 while ((rd_reg32(&jrp->rregs->jrcommand) & JRCR_RESET) && --timeout) in caam_reset_hw_jr()
135 irqstate = rd_reg32(&jrp->rregs->jrintstatus); in caam_jr_interrupt()
172 while (rd_reg32(&jrp->rregs->outring_used)) { in caam_jr_dequeue()
345 if (!rd_reg32(&jrp->rregs->inpring_avail) || in caam_jr_enqueue()
Dregs.h104 static inline u32 rd_reg32(void __iomem *reg) in rd_reg32() function
173 return ((u64)rd_reg32((u32 __iomem *)(reg) + 1) << 32 | in rd_reg64()
174 (u64)rd_reg32((u32 __iomem *)(reg))); in rd_reg64()
177 return ((u64)rd_reg32((u32 __iomem *)(reg)) << 32 | in rd_reg64()
178 (u64)rd_reg32((u32 __iomem *)(reg) + 1)); in rd_reg64()
Dcaamrng.c346 if (!(rd_reg32(&priv->ctrl->perfmon.cha_num_ls) & CHA_ID_LS_RNG_MASK)) in caam_rng_init()
Dcaampkc.c580 cha_inst = rd_reg32(&priv->ctrl->perfmon.cha_num_ls); in caam_pkc_init()
Dcaamhash.c2007 cha_vid = rd_reg32(&priv->ctrl->perfmon.cha_id_ls); in caam_algapi_hash_init()
2008 cha_inst = rd_reg32(&priv->ctrl->perfmon.cha_num_ls); in caam_algapi_hash_init()
Dcaamalg.c4578 cha_vid = rd_reg32(&priv->ctrl->perfmon.cha_id_ls); in caam_algapi_init()
4579 cha_inst = rd_reg32(&priv->ctrl->perfmon.cha_num_ls); in caam_algapi_init()
/drivers/tty/
Dsynclink_gt.c436 static __u32 rd_reg32(struct slgt_info *info, unsigned int addr);
2206 unsigned int status = rd_reg32(info, RDCSR); in isr_rdma()
2232 unsigned int status = rd_reg32(info, TDCSR); in isr_tdma()
2366 while((gsr = rd_reg32(info, GSR) & 0xffffff00)) { in slgt_interrupt()
2387 while ((changed = rd_reg32(info, IOSR)) != 0) { in slgt_interrupt()
2390 state = rd_reg32(info, IOVR); in slgt_interrupt()
2976 data = rd_reg32(info, IODR); in set_gpio()
2982 data = rd_reg32(info, IOVR); in set_gpio()
3000 gpio.state = rd_reg32(info, IOVR); in get_gpio()
3002 gpio.dir = rd_reg32(info, IODR); in get_gpio()
[all …]