Home
last modified time | relevance | path

Searched refs:sysc (Results 1 – 25 of 42) sorted by relevance

12

/arch/arm64/boot/dts/renesas/
Dr8a7795.dtsi13 #include <dt-bindings/power/r8a7795-sysc.h>
43 power-domains = <&sysc R8A7795_PD_CA57_CPU0>;
52 power-domains = <&sysc R8A7795_PD_CA57_CPU1>;
61 power-domains = <&sysc R8A7795_PD_CA57_CPU2>;
70 power-domains = <&sysc R8A7795_PD_CA57_CPU3>;
78 power-domains = <&sysc R8A7795_PD_CA57_SCU>;
86 power-domains = <&sysc R8A7795_PD_CA53_SCU>;
175 power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
190 power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
204 power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
[all …]
Dr8a7796.dtsi13 #include <dt-bindings/power/r8a7796-sysc.h>
34 power-domains = <&sysc R8A7796_PD_CA57_CPU0>;
41 power-domains = <&sysc R8A7796_PD_CA57_SCU>;
105 power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
120 power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
134 power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
148 power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
162 power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
176 power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
190 power-domains = <&sysc R8A7796_PD_ALWAYS_ON>;
[all …]
/arch/arm/mach-omap2/
Domap_hwmod.c275 if (!oh->class->sysc) { in _update_sysc_cache()
282 oh->_sysc_cache = omap_hwmod_read(oh, oh->class->sysc->sysc_offs); in _update_sysc_cache()
284 if (!(oh->class->sysc->sysc_flags & SYSC_NO_CACHE)) in _update_sysc_cache()
300 if (!oh->class->sysc) { in _write_sysconfig()
319 omap_hwmod_write(v, oh, oh->class->sysc->sysc_offs); in _write_sysconfig()
341 if (!oh->class->sysc || in _set_master_standbymode()
342 !(oh->class->sysc->sysc_flags & SYSC_HAS_MIDLEMODE)) in _set_master_standbymode()
345 if (!oh->class->sysc->sysc_fields) { in _set_master_standbymode()
350 mstandby_shift = oh->class->sysc->sysc_fields->midle_shift; in _set_master_standbymode()
374 if (!oh->class->sysc || in _set_slave_idlemode()
[all …]
Dwd_timer.c88 oh->class->sysc->syss_offs) in omap2_wd_timer_reset()
92 if (oh->class->sysc->srst_udelay) in omap2_wd_timer_reset()
93 udelay(oh->class->sysc->srst_udelay); in omap2_wd_timer_reset()
Domap_hwmod_common_ipblock_data.c32 .sysc = &omap2_dss_sysc,
53 .sysc = &omap2_rfbi_sysc,
Domap_hwmod_33xx_43xx_ipblock_data.c216 .sysc = &am33xx_emif_sysc,
231 .sysc = &am33xx_aes0_sysc,
256 .sysc = &am33xx_sha0_sysc,
344 .sysc = &am33xx_cpgmac_sysc,
422 .sysc = &am33xx_elm_sysc,
450 .sysc = &am33xx_epwmss_sysc,
509 .sysc = &am33xx_gpio_sysc,
594 .sysc = &gpmc_sysc,
625 .sysc = &am33xx_i2c_sysc,
695 .sysc = &am33xx_mailbox_sysc,
[all …]
Domap_hwmod_2xxx_ipblock_data.c46 .sysc = &omap2_dispc_sysc,
64 .sysc = &omap2xxx_timer_sysc,
84 .sysc = &omap2xxx_wd_timer_sysc,
106 .sysc = &omap2xxx_gpio_sysc,
124 .sysc = &omap2xxx_dma_sysc,
145 .sysc = &omap2xxx_mailbox_sysc,
167 .sysc = &omap2xxx_mcspi_sysc,
188 .sysc = &omap2xxx_gpmc_sysc,
789 .sysc = &omap2_rng_sysc,
827 .sysc = &omap2_sham_sysc,
[all …]
Domap_hwmod_81xx_data.c243 .sysc = &ti81xx_rtc_sysc,
282 .sysc = &uart_sysc,
359 .sysc = &wd_timer_sysc,
399 .sysc = &i2c_sysc,
455 .sysc = &dm81xx_elm_sysc,
486 .sysc = &dm81xx_gpio_sysc,
561 .sysc = &dm81xx_gpmc_sysc,
598 .sysc = &dm81xx_usbhsotg_sysc,
653 .sysc = &dm816x_timer_sysc,
853 .sysc = &dm814x_cpgmac_sysc,
[all …]
Domap_hwmod_54xx_data.c228 .sysc = &omap54xx_counter_sysc,
267 .sysc = &omap54xx_dma_sysc,
319 .sysc = &omap54xx_dmic_sysc,
349 .sysc = &omap54xx_dss_sysc,
397 .sysc = &omap54xx_dispc_sysc,
446 .sysc = &omap54xx_dsi1_sysc,
508 .sysc = &omap54xx_hdmi_sysc,
548 .sysc = &omap54xx_rfbi_sysc,
582 .sysc = &omap54xx_emif_sysc,
636 .sysc = &omap54xx_gpio_sysc,
[all …]
Domap_hwmod_44xx_data.c269 .sysc = &omap44xx_aess_sysc,
327 .sysc = &omap44xx_counter_sysc,
362 .sysc = &omap44xx_ctrl_module_sysc,
457 .sysc = &omap44xx_dma_sysc,
509 .sysc = &omap44xx_dmic_sysc,
571 .sysc = &omap44xx_dss_sysc,
619 .sysc = &omap44xx_dispc_sysc,
674 .sysc = &omap44xx_dsi_sysc,
762 .sysc = &omap44xx_hdmi_sysc,
821 .sysc = &omap44xx_rfbi_sysc,
[all …]
/arch/arm/boot/dts/
Dr8a7779.dtsi17 #include <dt-bindings/power/r8a7779-sysc.h>
38 power-domains = <&sysc R8A7779_PD_ARM1>;
45 power-domains = <&sysc R8A7779_PD_ARM2>;
52 power-domains = <&sysc R8A7779_PD_ARM3>;
180 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
191 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
202 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
213 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
225 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
237 power-domains = <&sysc R8A7779_PD_ALWAYS_ON>;
[all …]
Dr8a7792.dtsi14 #include <dt-bindings/power/r8a7792-sysc.h>
48 power-domains = <&sysc R8A7792_PD_CA15_CPU0>;
57 power-domains = <&sysc R8A7792_PD_CA15_CPU1>;
65 power-domains = <&sysc R8A7792_PD_CA15_SCU>;
105 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
120 sysc: system-controller@e6180000 { label
121 compatible = "renesas,r8a7792-sysc";
142 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
156 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
170 power-domains = <&sysc R8A7792_PD_ALWAYS_ON>;
[all …]
Dr8a7790.dtsi16 #include <dt-bindings/power/r8a7790-sysc.h>
57 power-domains = <&sysc R8A7790_PD_CA15_CPU0>;
74 power-domains = <&sysc R8A7790_PD_CA15_CPU1>;
83 power-domains = <&sysc R8A7790_PD_CA15_CPU2>;
92 power-domains = <&sysc R8A7790_PD_CA15_CPU3>;
101 power-domains = <&sysc R8A7790_PD_CA7_CPU0>;
110 power-domains = <&sysc R8A7790_PD_CA7_CPU1>;
119 power-domains = <&sysc R8A7790_PD_CA7_CPU2>;
128 power-domains = <&sysc R8A7790_PD_CA7_CPU3>;
135 power-domains = <&sysc R8A7790_PD_CA15_SCU>;
[all …]
Dr8a7791.dtsi16 #include <dt-bindings/power/r8a7791-sysc.h>
56 power-domains = <&sysc R8A7791_PD_CA15_CPU0>;
73 power-domains = <&sysc R8A7791_PD_CA15_CPU1>;
79 power-domains = <&sysc R8A7791_PD_CA15_SCU>;
132 power-domains = <&sysc R8A7791_PD_ALWAYS_ON>;
145 power-domains = <&sysc R8A7791_PD_ALWAYS_ON>;
158 power-domains = <&sysc R8A7791_PD_ALWAYS_ON>;
171 power-domains = <&sysc R8A7791_PD_ALWAYS_ON>;
184 power-domains = <&sysc R8A7791_PD_ALWAYS_ON>;
197 power-domains = <&sysc R8A7791_PD_ALWAYS_ON>;
[all …]
Dr8a7794.dtsi15 #include <dt-bindings/power/r8a7794-sysc.h>
46 power-domains = <&sysc R8A7794_PD_CA7_CPU0>;
55 power-domains = <&sysc R8A7794_PD_CA7_CPU1>;
61 power-domains = <&sysc R8A7794_PD_CA7_SCU>;
89 power-domains = <&sysc R8A7794_PD_ALWAYS_ON>;
102 power-domains = <&sysc R8A7794_PD_ALWAYS_ON>;
115 power-domains = <&sysc R8A7794_PD_ALWAYS_ON>;
128 power-domains = <&sysc R8A7794_PD_ALWAYS_ON>;
141 power-domains = <&sysc R8A7794_PD_ALWAYS_ON>;
154 power-domains = <&sysc R8A7794_PD_ALWAYS_ON>;
[all …]
Dr8a7793.dtsi14 #include <dt-bindings/power/r8a7793-sysc.h>
48 power-domains = <&sysc R8A7793_PD_CA15_CPU0>;
65 power-domains = <&sysc R8A7793_PD_CA15_CPU1>;
70 power-domains = <&sysc R8A7793_PD_CA15_SCU>;
123 power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
136 power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
149 power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
162 power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
175 power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
188 power-domains = <&sysc R8A7793_PD_ALWAYS_ON>;
[all …]
/arch/mips/ralink/
Drt288x.c84 void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT2880_SYSC_BASE); in prom_soc_init() local
90 n0 = __raw_readl(sysc + SYSC_REG_CHIP_NAME0); in prom_soc_init()
91 n1 = __raw_readl(sysc + SYSC_REG_CHIP_NAME1); in prom_soc_init()
92 id = __raw_readl(sysc + SYSC_REG_CHIP_ID); in prom_soc_init()
Drt3883.c119 void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT3883_SYSC_BASE); in prom_soc_init() local
125 n0 = __raw_readl(sysc + RT3883_SYSC_REG_CHIPID0_3); in prom_soc_init()
126 n1 = __raw_readl(sysc + RT3883_SYSC_REG_CHIPID4_7); in prom_soc_init()
127 id = __raw_readl(sysc + RT3883_SYSC_REG_REVID); in prom_soc_init()
Drt305x.c94 void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT305X_SYSC_BASE); in rt5350_get_mem_size() local
98 t = __raw_readl(sysc + SYSC_REG_SYSTEM_CONFIG); in rt5350_get_mem_size()
213 void __iomem *sysc = (void __iomem *) KSEG1ADDR(RT305X_SYSC_BASE); in prom_soc_init() local
219 n0 = __raw_readl(sysc + SYSC_REG_CHIP_NAME0); in prom_soc_init()
220 n1 = __raw_readl(sysc + SYSC_REG_CHIP_NAME1); in prom_soc_init()
251 id = __raw_readl(sysc + SYSC_REG_CHIP_ID); in prom_soc_init()
Dmt7621.c169 void __iomem *sysc = (void __iomem *) KSEG1ADDR(MT7621_SYSC_BASE); in prom_soc_init() local
175 n0 = __raw_readl(sysc + SYSC_REG_CHIP_NAME0); in prom_soc_init()
176 n1 = __raw_readl(sysc + SYSC_REG_CHIP_NAME1); in prom_soc_init()
185 rev = __raw_readl(sysc + SYSC_REG_CHIP_REV); in prom_soc_init()
Dmt7620.c637 void __iomem *sysc = (void __iomem *) KSEG1ADDR(MT7620_SYSC_BASE); in prom_soc_init() local
647 n0 = __raw_readl(sysc + SYSC_REG_CHIP_NAME0); in prom_soc_init()
648 n1 = __raw_readl(sysc + SYSC_REG_CHIP_NAME1); in prom_soc_init()
649 rev = __raw_readl(sysc + SYSC_REG_CHIP_REV); in prom_soc_init()
663 u32 efuse = __raw_readl(sysc + SYSC_REG_EFUSE_CFG); in prom_soc_init()
683 cfg0 = __raw_readl(sysc + SYSC_REG_SYSTEM_CONFIG0); in prom_soc_init()
699 pmu0 = __raw_readl(sysc + PMU0_CFG); in prom_soc_init()
700 pmu1 = __raw_readl(sysc + PMU1_CFG); in prom_soc_init()
/arch/mips/boot/dts/ralink/
Drt3883.dtsi27 sysc@0 {
28 compatible = "ralink,rt3883-sysc", "ralink,rt3050-sysc";
Drt3050.dtsi27 sysc@0 {
28 compatible = "ralink,rt3052-sysc", "ralink,rt3050-sysc";
Drt2880.dtsi27 sysc@0 {
28 compatible = "ralink,rt2880-sysc";
Dmt7620a.dtsi27 sysc@0 {
28 compatible = "ralink,mt7620a-sysc";

12