1SMI (Smart Multimedia Interface) Common 2 3The hardware block diagram please check bindings/iommu/mediatek,iommu.txt 4 5Mediatek SMI have two generations of HW architecture, mt8173 uses the second 6generation of SMI HW while mt2701 uses the first generation HW of SMI. 7 8There's slight differences between the two SMI, for generation 2, the 9register which control the iommu port is at each larb's register base. But 10for generation 1, the register is at smi ao base(smi always on register 11base). Besides that, the smi async clock should be prepared and enabled for 12SMI generation 1 to transform the smi clock into emi clock domain, but that is 13not needed for SMI generation 2. 14 15Required properties: 16- compatible : must be one of : 17 "mediatek,mt2701-smi-common" 18 "mediatek,mt8173-smi-common" 19- reg : the register and size of the SMI block. 20- power-domains : a phandle to the power domain of this local arbiter. 21- clocks : Must contain an entry for each entry in clock-names. 22- clock-names : must contain 3 entries for generation 1 smi HW and 2 entries 23 for generation 2 smi HW as follows: 24 - "apb" : Advanced Peripheral Bus clock, It's the clock for setting 25 the register. 26 - "smi" : It's the clock for transfer data and command. 27 They may be the same if both source clocks are the same. 28 - "async" : asynchronous clock, it help transform the smi clock into the emi 29 clock domain, this clock is only needed by generation 1 smi HW. 30 31Example: 32 smi_common: smi@14022000 { 33 compatible = "mediatek,mt8173-smi-common"; 34 reg = <0 0x14022000 0 0x1000>; 35 power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>; 36 clocks = <&mmsys CLK_MM_SMI_COMMON>, 37 <&mmsys CLK_MM_SMI_COMMON>; 38 clock-names = "apb", "smi"; 39 }; 40