Home
last modified time | relevance | path

Searched full:implementation (Results 1 – 25 of 492) sorted by relevance

12345678910>>...20

/Documentation/arm/samsung/
Dgpio.rst2 Samsung GPIO implementation
8 This outlines the Samsung GPIO implementation and the architecture
16 about these devices. Their implementation has been brought into line
17 with the core samsung implementation described in this document.
23 The gpio implementation uses gpiolib as much as possible, only providing
35 implementation to configure pins as necessary.
/Documentation/crypto/
Darchitecture.rst103 the following implementations: AES-NI, assembler implementation, or
105 which cipher implementation is used? The answer to that question is the
106 priority number assigned to each cipher implementation by the kernel
109 implementations providing an implementation with that name and selects
110 the implementation with the highest priority.
113 implementation and thus does not want to rely on the priority-based
115 the cipher implementation to register a unique name in addition to
117 sure to refer to the intended cipher implementation.
133 - module: the kernel module providing the cipher implementation (or
136 - priority: the priority value of the cipher implementation
[all …]
Dintro.rst43 The transformation implementation is an actual code or interface to
48 implementation. There can be multiple transformation objects associated
49 with a single transformation implementation. Each of those
52 consumer requests a transformation implementation. The consumer is then
/Documentation/networking/
Dx25.txt4 write an X.25 implementation for Linux. My aim is to provide a complete X.25
11 I therefore decided to write the implementation such that as far as the
14 implementation of LAPB. Therefore the LAPB modules would be called by
18 To confuse matters a little, an 802.2 LLC implementation for Linux is being
23 implementation is being done as part of another protocol project (SNA) and
Dsctp.txt4 implementation.
17 The initial project goal is to create an Linux kernel reference implementation
28 implementation and testing lksctp on IPv4.
Dipsec.txt25 is implementation dependent.
27 Current IPComp implementation is indeed by the book, while as in practice
/Documentation/core-api/
Dgenericirq.rst28 The original implementation of interrupt handling in Linux uses the
33 a quite universal set for the ARM interrupt handler implementation in
42 During the implementation we identified another type:
51 This split implementation of high-level IRQ handlers allows us to
56 The original general IRQ implementation used hw_interrupt_type
76 flow handler implementation also makes it simple to provide
82 IRQ-flow implementation for 'level type' interrupts and add a
83 (sub)architecture specific 'edge type' implementation.
223 handle_level_irq provides a generic implementation for level-triggered
236 handle_fasteoi_irq provides a generic implementation for interrupts,
[all …]
/Documentation/
Dfutex-requeue-pi.txt16 Without requeue_pi, the glibc implementation of
20 implementation would wake the highest-priority waiter, and leave the
56 user space already holding the PI futex. The glibc implementation
81 The actual glibc implementation will likely test for PI and make the
86 Implementation
106 to be requeued to a PI-aware futex. The implementation is the
Dpi-futex.txt14 - the in-kernel PI implementation is streamlined around the mutex
15 abstraction, with strict rules that keep the implementation
55 implementation to user-space.
75 Implementation
/Documentation/driver-api/
Dmen-chameleon-bus.rst9 1.2 Limitations of the current implementation
26 This document describes the architecture and implementation of the MEN
33 implementation and does by no means describe the complete possibilities of MCB
36 Limitations of the current implementation
39 The current implementation is limited to PCI and PCIe based carrier devices
68 not handled by the MCB implementation.
97 The current implementation assigns exactly one memory and one IRQ resource
/Documentation/networking/caif/
DLinux-CAIF.txt21 The implementation of CAIF is divided into:
23 * CAIF Core Protocol Implementation
63 The Core CAIF implementation contains:
64 - Simple implementation of CAIF.
78 Implementation. The support functions include:
80 - CFPKT CAIF Packet. Implementation of CAIF Protocol Packet. The
84 The CAIF Protocol implementation contains:
/Documentation/virt/kvm/devices/
Darm-vgic.txt53 GICD_IIDR.Revision is updated when the KVM implementation of an emulated
56 confirm its expected behavior is aligned with the KVM implementation.
78 The Active Priorities Registers APRn are implementation defined, so we set a
79 fixed format for our implementation that fits with the model of a "GICv2
80 implementation without the security extensions" which we present to the
/Documentation/filesystems/nfs/
Dnfs41-server.txt1 NFSv4.1 Server Implementation
19 The NFSv4 minorversion 1 (NFSv4.1) implementation in nfsd is based
22 From the many new features in NFSv4.1 the current implementation
31 are not supported yet by the linux server implementation.
38 The following abbreviations indicate the linux server implementation status.
140 Implementation notes:
159 * implementation ids are ignored
/Documentation/devicetree/bindings/nios2/
Dnios2.txt35 - altr,implementation: Nios II core implementation, this should be "fast";
50 altr,implementation = "fast";
/Documentation/arm/
Dvlocks.rst119 ARM implementation
122 The current ARM implementation [2] contains some optimisations beyond
130 In the ARM implementation, this means that we can use a single load
159 implementation uses a simple loop of word-sized loads for this
166 implementation.
171 implementation removes many of the barriers which would be required
/Documentation/devicetree/bindings/iommu/
Darm,smmu.txt1 * ARM System MMU Architecture Implementation
3 ARM SoCs may contain an implementation of the ARM System Memory
22 depending on the particular implementation and/or the
85 required list depends on particular implementation and
167 /* Qcom's arm,smmu-v2 implementation */
/Documentation/devicetree/bindings/interrupt-controller/
Dsifive,plic-1.0.0.txt4 SiFive SOCs include an implementation of the Platform-Level Interrupt Controller
26 "sifive,plic-1.0.0" device is a concrete implementation of the PLIC that
32 detailed implementation in case that specific bugs need to be worked around.
/Documentation/driver-api/iio/
Dhw-consumer.rst7 software buffer for data. The implementation can be found under
21 As standard IIO device the implementation is based on IIO provider/consumer.
/Documentation/media/uapi/dvb/
Dlegacy_dvb_apis.rst29 code implementation, as this section of the document was written
31 implementation.
/Documentation/driver-api/soundwire/
Derror_handling.rst15 and audio data. The current implementation only logs such errors.
62 that the Slave might behave in implementation-defined ways. The bus
63 implementation does not provide a recovery mechanism for such errors, Slave
/Documentation/devicetree/bindings/net/can/
Dfsl-flexcan.txt7 An implementation should also claim any of the following compatibles
36 It's SoC Implementation dependent. Refer to RM for detailed
/Documentation/media/v4l-drivers/
Dpvrusb2.rst29 1. Low level wire-protocol implementation with the device.
31 2. I2C adaptor implementation and corresponding I2C client drivers
34 3. High level hardware driver implementation which coordinates all
53 implementation and interface isolated from each other. Thus while
110 implementation had to be completely different.
150 pvrusb2-i2c-core.[ch] - This module provides an implementation of a
/Documentation/timers/
Dhrtimers.rst36 - the implementation of the current posix-timer subsystem on top of
78 hrtimer subsystem implementation details
106 implementation needed to keep an extra list of all armed absolute
112 scaling code from the posix-timer implementation - the clock can simply
152 the hrtimer implementation details in praxis, and we also ran the posix
175 hrtimers-based high-resolution clock implementation, so the hrtimers
/Documentation/driver-api/thermal/
Dcpu-cooling-api.rst71 For a given processor implementation the primary factors are:
93 implementation specific processor support and characterisation
94 factors. Therefore, in initial implementation that contribution is
/Documentation/bpf/
Dprog_flow_dissector.rst122 Reference Implementation
126 implementation and ``tools/testing/selftests/bpf/flow_dissector_load.[hc]``
129 The reference implementation is organized as follows:
142 C-based implementation can export. Notable example is single VLAN (802.1Q)

12345678910>>...20