Home
last modified time | relevance | path

Searched refs:cpu_logical_map (Results 1 – 25 of 65) sorted by relevance

123

/arch/arm/common/
DbL_switcher.c69 ib_mpidr = cpu_logical_map(smp_processor_id()); in bL_do_switch()
159 BUG_ON(cpu_logical_map(this_cpu) != ob_mpidr); in bL_switch_to()
165 ib_mpidr = cpu_logical_map(that_cpu); in bL_switch_to()
227 cpu_logical_map(this_cpu) = ib_mpidr; in bL_switch_to()
228 cpu_logical_map(that_cpu) = ob_mpidr; in bL_switch_to()
429 cpu = MPIDR_AFFINITY_LEVEL(cpu_logical_map(i), 0); in bL_switcher_halve_cpus()
430 cluster = MPIDR_AFFINITY_LEVEL(cpu_logical_map(i), 1); in bL_switcher_halve_cpus()
455 cluster = MPIDR_AFFINITY_LEVEL(cpu_logical_map(i), 1); in bL_switcher_halve_cpus()
462 cluster = MPIDR_AFFINITY_LEVEL(cpu_logical_map(j), 1); in bL_switcher_halve_cpus()
485 cpu = MPIDR_AFFINITY_LEVEL(cpu_logical_map(i), 0); in bL_switcher_halve_cpus()
[all …]
/arch/mips/loongson64/loongson-3/
Dsmp.c236 loongson3_ipi_write32((u32)action, ipi_set0_regs[cpu_logical_map(cpu)]); in loongson3_send_ipi_single()
245 loongson3_ipi_write32((u32)action, ipi_set0_regs[cpu_logical_map(i)]); in loongson3_send_ipi_mask()
252 loongson3_ipi_write32(irqs << IPI_IRQ_OFFSET, ipi_set0_regs[cpu_logical_map(cpu)]); in loongson3_send_irq_by_ipi()
261 action = loongson3_ipi_read32(ipi_status0_regs[cpu_logical_map(cpu)]); in loongson3_ipi_interrupt()
265 loongson3_ipi_write32((u32)action, ipi_clear0_regs[cpu_logical_map(cpu)]); in loongson3_ipi_interrupt()
310 loongson3_ipi_write32(0xffffffff, ipi_en0_regs[cpu_logical_map(i)]); in loongson3_init_secondary()
314 cpu_logical_map(cpu) % loongson_sysconf.cores_per_package); in loongson3_init_secondary()
316 cpu_logical_map(cpu) / loongson_sysconf.cores_per_package; in loongson3_init_secondary()
343 ipi_mailbox_buf[cpu_logical_map(cpu)] + 0x0); in loongson3_smp_finish()
381 cpu_logical_map(0) % loongson_sysconf.cores_per_package); in loongson3_smp_setup()
[all …]
/arch/arm/mach-imx/
Dsrc.c83 cpu = cpu_logical_map(cpu); in imx_enable_cpu()
95 cpu = cpu_logical_map(cpu); in imx_set_cpu_jump()
102 cpu = cpu_logical_map(cpu); in imx_get_cpu_arg()
108 cpu = cpu_logical_map(cpu); in imx_set_cpu_arg()
/arch/arm/mach-berlin/
Dplatsmp.c38 val &= ~BIT(cpu_logical_map(cpu)); in berlin_perform_reset_cpu()
40 val |= BIT(cpu_logical_map(cpu)); in berlin_perform_reset_cpu()
112 val &= ~BIT(cpu_logical_map(cpu)); in berlin_cpu_kill()
/arch/arm/mach-shmobile/
Dsmp-r8a7779.c30 cpu = cpu_logical_map(cpu); in r8a7779_boot_secondary()
51 cpu = cpu_logical_map(cpu); in r8a7779_platform_cpu_kill()
Dplatsmp.c24 shmobile_smp_mpidr[cpu] = cpu_logical_map(cpu); in shmobile_smp_hook()
/arch/arm/mach-tegra/
Dplatsmp.c44 cpu = cpu_logical_map(cpu); in tegra20_boot_secondary()
75 cpu = cpu_logical_map(cpu); in tegra30_boot_secondary()
133 cpu = cpu_logical_map(cpu); in tegra114_boot_secondary()
Dpm.c80 cpu = cpu_logical_map(cpu); in restore_cpu_complex()
104 cpu = cpu_logical_map(cpu); in suspend_cpu_complex()
115 int phy_cpu_id = cpu_logical_map(smp_processor_id()); in tegra_clear_cpu_in_lp2()
128 int phy_cpu_id = cpu_logical_map(smp_processor_id()); in tegra_set_cpu_in_lp2()
/arch/arm/mach-highbank/
Dsysregs.h29 int cpu = MPIDR_AFFINITY_LEVEL(cpu_logical_map(smp_processor_id()), 0); in highbank_set_core_pwr()
38 int cpu = MPIDR_AFFINITY_LEVEL(cpu_logical_map(smp_processor_id()), 0); in highbank_clear_core_pwr()
/arch/arm/include/asm/
Dsmp_plat.h73 #define cpu_logical_map(cpu) __cpu_logical_map[cpu] macro
84 if (cpu_logical_map(cpu) == mpidr) in get_logical_index()
/arch/arm/kernel/
Dpsci_smp.c48 return psci_ops.cpu_on(cpu_logical_map(cpu), in psci_boot_secondary()
92 err = psci_ops.affinity_info(cpu_logical_map(cpu), 0); in psci_cpu_kill()
Dsuspend.c23 u32 __mpidr = cpu_logical_map(smp_processor_id()); in cpu_suspend()
48 u32 __mpidr = cpu_logical_map(smp_processor_id()); in cpu_suspend()
Ddevtree.c181 cpu_logical_map(i) = tmp_map[i]; in arm_dt_init_cpu_maps()
182 pr_debug("cpu logical map 0x%x\n", cpu_logical_map(i)); in arm_dt_init_cpu_maps()
188 return phys_id == cpu_logical_map(cpu); in arch_match_cpu_phys_id()
Dsmp_scu.c78 int cpu = MPIDR_AFFINITY_LEVEL(cpu_logical_map(logical_cpu), 0); in scu_set_power_mode_internal()
115 int cpu = MPIDR_AFFINITY_LEVEL(cpu_logical_map(logical_cpu), 0); in scu_get_cpu_power_mode()
/arch/arm64/kernel/
Dpsci.c41 int err = psci_ops.cpu_on(cpu_logical_map(cpu), in cpu_psci_cpu_boot()
99 err = psci_ops.affinity_info(cpu_logical_map(cpu), 0); in cpu_psci_cpu_kill()
Dsmp.c481 if (cpu_logical_map(i) == hwid) in is_mpidr_duplicate()
541 if (cpu_logical_map(0) == hwid) { in acpi_map_gic_cpu_interface()
556 cpu_logical_map(cpu_count) = hwid; in acpi_map_gic_cpu_interface()
647 if (hwid == cpu_logical_map(0)) { in of_parse_and_init_cpus()
670 cpu_logical_map(cpu_count) = hwid; in of_parse_and_init_cpus()
709 if (cpu_logical_map(i) != INVALID_HWID) { in smp_init_cpus()
711 cpu_logical_map(i) = INVALID_HWID; in smp_init_cpus()
Dsetup.c88 cpu_logical_map(0) = mpidr; in smp_setup_processor_id()
102 return phys_id == cpu_logical_map(cpu); in arch_match_cpu_phys_id()
121 mask |= (cpu_logical_map(i) ^ cpu_logical_map(0)); in smp_build_mpidr_hash()
/arch/mips/cavium-octeon/
Dsmp.c101 int coreid = cpu_logical_map(cpu); in octeon_send_ipi_single()
214 cpu_logical_map(cpu)); in octeon_boot_secondary()
218 octeon_processor_boot = cpu_logical_map(cpu); in octeon_boot_secondary()
311 int coreid = cpu_logical_map(cpu); in octeon_cpu_die()
369 int coreid = cpu_logical_map(cpu); in octeon_update_boot_vector()
/arch/arm/mach-prima2/
Dhotplug.c21 if (prima2_pen_release == cpu_logical_map(cpu)) { in platform_do_lowpower()
/arch/arm/mach-bcm/
Dplatsmp-brcmstb.c86 base += (cpu_logical_map(cpu) * 4); in pwr_ctrl_get_base()
132 val |= BIT(cpu_logical_map(cpu)); in cpu_rst_cfg_set()
134 val &= ~BIT(cpu_logical_map(cpu)); in cpu_rst_cfg_set()
140 const int reg_ofs = cpu_logical_map(cpu) * 8; in cpu_set_boot_addr()
/arch/arm/mach-milbeaut/
Dplatsmp.c30 mpidr = cpu_logical_map(l_cpu); in m10v_boot_secondary()
80 mpidr = cpu_logical_map(l_cpu); in m10v_cpu_kill()
/arch/mips/include/asm/mach-loongson64/
Dtopology.h7 #define cpu_to_node(cpu) (cpu_logical_map(cpu) >> 2)
/arch/arm64/include/asm/
Dsmp_plat.h38 if (cpu_logical_map(cpu) == mpidr) in get_logical_index()
/arch/parisc/include/asm/
Dsmp.h28 #define cpu_logical_map(cpu) (cpu) macro
/arch/xtensa/include/asm/
Dsmp.h15 #define cpu_logical_map(cpu) (cpu) macro

123